[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v5 12/17] target/m68k: implement fsave/frestore
From: |
Laurent Vivier |
Subject: |
[Qemu-devel] [PATCH v5 12/17] target/m68k: implement fsave/frestore |
Date: |
Tue, 2 Jan 2018 02:10:27 +0100 |
Signed-off-by: Laurent Vivier <address@hidden>
---
target/m68k/translate.c | 23 +++++++++++++++--------
1 file changed, 15 insertions(+), 8 deletions(-)
diff --git a/target/m68k/translate.c b/target/m68k/translate.c
index 68b67bc0a3..4fced68ceb 100644
--- a/target/m68k/translate.c
+++ b/target/m68k/translate.c
@@ -5165,28 +5165,35 @@ DISAS_INSN(fscc)
#if defined(CONFIG_SOFTMMU)
DISAS_INSN(frestore)
{
- M68kCPU *cpu = m68k_env_get_cpu(env);
+ TCGv addr;
if (IS_USER(s)) {
gen_exception(s, s->insn_pc, EXCP_PRIVILEGE);
return;
}
-
- /* TODO: Implement frestore. */
- cpu_abort(CPU(cpu), "FRESTORE not implemented");
+ if (m68k_feature(s->env, M68K_FEATURE_M68040)) {
+ SRC_EA(env, addr, OS_LONG, 0, NULL);
+ /* FIXME: check the state frame */
+ } else {
+ disas_undef(env, s, insn);
+ }
}
DISAS_INSN(fsave)
{
- M68kCPU *cpu = m68k_env_get_cpu(env);
-
if (IS_USER(s)) {
gen_exception(s, s->insn_pc, EXCP_PRIVILEGE);
return;
}
- /* TODO: Implement fsave. */
- cpu_abort(CPU(cpu), "FSAVE not implemented");
+ if (m68k_feature(s->env, M68K_FEATURE_M68040)) {
+ /* always write IDLE */
+ TCGv idle = tcg_const_i32(0x41000000);
+ DEST_EA(env, insn, OS_LONG, idle, NULL);
+ tcg_temp_free(idle);
+ } else {
+ disas_undef(env, s, insn);
+ }
}
#endif
--
2.14.3
- [Qemu-devel] [PATCH v5 02/17] target/m68k: fix gen_get_ccr(), (continued)
- [Qemu-devel] [PATCH v5 02/17] target/m68k: fix gen_get_ccr(), Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 01/17] target-m68k: sync CC_OP before gen_jmp_tb(), Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 06/17] target/m68k: manage 680x0 stack frames, Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 04/17] target-m68k: use insn_pc to generate instruction fault address, Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 14/17] target/m68k: add 680x0 "move to SR" instruction, Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 12/17] target/m68k: implement fsave/frestore,
Laurent Vivier <=
- [Qemu-devel] [PATCH v5 17/17] target/m68k: fix m68k_cpu_dump_state(), Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 03/17] linux-user, m68k: correctly manage SR in context, Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 05/17] target/m68k: add CPU_LOG_INT trace, Laurent Vivier, 2018/01/01
- [Qemu-devel] [PATCH v5 11/17] target/m68k: add reset, Laurent Vivier, 2018/01/01