[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 25/43] target/hppa: Implement LCI
From: |
Richard Henderson |
Subject: |
[Qemu-devel] [PULL 25/43] target/hppa: Implement LCI |
Date: |
Sun, 21 Jan 2018 19:41:59 -0800 |
Signed-off-by: Richard Henderson <address@hidden>
---
target/hppa/translate.c | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index bbef2f0d7f..b207ae192a 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -2451,6 +2451,25 @@ static DisasJumpType trans_lpa(DisasContext *ctx,
uint32_t insn,
return nullify_end(ctx, DISAS_NEXT);
}
+
+static DisasJumpType trans_lci(DisasContext *ctx, uint32_t insn,
+ const DisasInsn *di)
+{
+ unsigned rt = extract32(insn, 0, 5);
+ TCGv_reg ci;
+
+ CHECK_MOST_PRIVILEGED(EXCP_PRIV_OPR);
+
+ /* The Coherence Index is an implementation-defined function of the
+ physical address. Two addresses with the same CI have a coherent
+ view of the cache. Our implementation is to return 0 for all,
+ since the entire address space is coherent. */
+ ci = tcg_const_reg(0);
+ save_gpr(ctx, rt, ci);
+ tcg_temp_free(ci);
+
+ return DISAS_NEXT;
+}
#endif /* !CONFIG_USER_ONLY */
static const DisasInsn table_mem_mgmt[] = {
@@ -2479,6 +2498,7 @@ static const DisasInsn table_mem_mgmt[] = {
{ 0x04001200u, 0xfc001fdfu, trans_pxtlbx }, /* pdtlb */
{ 0x04001240u, 0xfc001fdfu, trans_pxtlbx }, /* pdtlbe */
{ 0x04001340u, 0xfc003fc0u, trans_lpa },
+ { 0x04001300u, 0xfc003fe0u, trans_lci },
#endif
};
--
2.14.3
- [Qemu-devel] [PULL 14/43] target/hppa: Use space registers in data operations, (continued)
- [Qemu-devel] [PULL 14/43] target/hppa: Use space registers in data operations, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 16/43] target/hppa: Implement IASQ, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 20/43] target/hppa: Log unimplemented instructions, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 21/43] target/hppa: Implement I*TLBA and I*TLBP insns, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 18/43] target/hppa: Implement external interrupts, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 22/43] target/hppa: Implement P*TLB and P*TLBE insns, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 19/43] target/hppa: Implement the interval timer, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 23/43] target/hppa: Implement LDWA, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 26/43] target/hppa: Implement SYNCDMA insn, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 27/43] target/hppa: Implement halt and reset instructions, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 25/43] target/hppa: Implement LCI,
Richard Henderson <=
- [Qemu-devel] [PULL 24/43] target/hppa: Implement LPA, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 30/43] target/hppa: Add migration for the cpu, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 28/43] target/hppa: Optimize for flat addressing space, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 31/43] target/hppa: Implement B,GATE insn, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 33/43] qom: Add MMU_DEBUG_LOAD, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 32/43] target/hppa: Only use EXCP_DTLB_MISS, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 29/43] target/hppa: Add system registers to gdbstub, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 35/43] target/hppa: Increase number of temp regs, Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 34/43] target/hppa: Use MMU_DEBUG_LOAD when reloading for CR[IIR], Richard Henderson, 2018/01/21
- [Qemu-devel] [PULL 36/43] target/hppa: Fix comment, Richard Henderson, 2018/01/21