qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v5 10/23] RISC-V Physical Memory Protection


From: Richard Henderson
Subject: Re: [Qemu-devel] [PATCH v5 10/23] RISC-V Physical Memory Protection
Date: Thu, 8 Feb 2018 06:40:22 -0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.6.0

On 02/07/2018 05:28 PM, Michael Clark wrote:
> Implements the physical memory protection extension as specified in
> Privileged ISA Version 1.10.
> 
> PMP (Physical Memory Protection) is as-of-yet unused and needs testing.
> The SiFive verification team have PMP test cases that will be run.
> 
> Nothing currently depends on PMP support. It would be preferable to keep
> the code in-tree for folk that are interested in RISC-V PMP support.
> 
> Signed-off-by: Michael Clark <address@hidden>
> ---
>  target/riscv/pmp.c | 386 
> +++++++++++++++++++++++++++++++++++++++++++++++++++++
>  target/riscv/pmp.h |  70 ++++++++++
>  2 files changed, 456 insertions(+)
>  create mode 100644 target/riscv/pmp.c
>  create mode 100644 target/riscv/pmp.h

Reviewed-by: Richard Henderson <address@hidden>


r~




reply via email to

[Prev in Thread] Current Thread [Next in Thread]