[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v2] hw/char/stm32f2xx_usart: fix TXE/TC bit hand
|
From: |
Peter Maydell |
|
Subject: |
Re: [Qemu-devel] [PATCH v2] hw/char/stm32f2xx_usart: fix TXE/TC bit handling |
|
Date: |
Thu, 22 Feb 2018 11:18:50 +0000 |
On 15 February 2018 at 22:27, Alistair Francis <address@hidden> wrote:
> On Tue, Feb 13, 2018 at 12:54 PM, Richard Braun <address@hidden> wrote:
>> I/O currently being synchronous, there is no reason to ever clear the
>> SR_TXE bit. However the SR_TC bit may be cleared by software writing
>> to the SR register, so set it on each write.
>>
>> In addition, fix the reset value of the USART status register.
>>
>> Signed-off-by: Richard Braun <address@hidden>
>
> Reviewed-by: Alistair Francis <address@hidden>
Applied to target-arm.next, thanks.
-- PMM
Re: [Qemu-devel] [PATCH] hw/char/stm32f2xx_usart: improve TXE/TC bit handling, Richard Braun, 2018/02/09