[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH] target/arm: Implement NSACR gating of floating
|
From: |
Richard Henderson |
|
Subject: |
Re: [Qemu-devel] [PATCH] target/arm: Implement NSACR gating of floating point |
|
Date: |
Sun, 14 Apr 2019 09:40:30 -1000 |
|
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.6.1 |
On 4/14/19 8:02 AM, Peter Maydell wrote:
> There's similar wording for the effect of NSACR on CPACR, so
> again I think we need to actually make the bits RAZ/WI
> regardless of their underlying value, not just force them
> to 0.
I don't see that language for CPACR, just "the corresponding bits in the CPACR
ignore writes and read as 0b00". I'm willing to believe the manual is sloppy
on this point though, and the "correct" language appears only once, somewhere.
You might want to something akin to arm_hcr_el2_eff so that you don't have to
replicate the NSACR logic in too many places...
r~