[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v11 09/21] i386/cpu: Introduce bitmap to cache available CPU topo
From: |
Zhao Liu |
Subject: |
[PATCH v11 09/21] i386/cpu: Introduce bitmap to cache available CPU topology levels |
Date: |
Wed, 24 Apr 2024 23:49:17 +0800 |
Currently, QEMU checks the specify number of topology domains to detect
if there's extended topology levels (e.g., checking nr_dies).
With this bitmap, the extended CPU topology (the levels other than SMT,
core and package) could be easier to detect without touching the
topology details.
This is also in preparation for the follow-up to decouple CPUID[0x1F]
subleaf with specific topology level.
Tested-by: Yongwei Ma <yongwei.ma@intel.com>
Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Tested-by: Babu Moger <babu.moger@amd.com>
Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
---
Changes since v10:
* Rebased on commit 88daa112d4eda.
Changes since v7:
* New commit to response Xiaoyao's suggestion about the gloabl variable
to cache topology levels. (Xiaoyao)
---
hw/i386/x86.c | 5 ++++-
include/hw/i386/topology.h | 23 +++++++++++++++++++++++
target/i386/cpu.c | 18 +++++++++++++++---
target/i386/cpu.h | 4 ++++
target/i386/kvm/kvm.c | 3 ++-
5 files changed, 48 insertions(+), 5 deletions(-)
diff --git a/hw/i386/x86.c b/hw/i386/x86.c
index 3d5b51e92db3..004627fa8985 100644
--- a/hw/i386/x86.c
+++ b/hw/i386/x86.c
@@ -313,7 +313,10 @@ void x86_cpu_pre_plug(HotplugHandler *hotplug_dev,
init_topo_info(&topo_info, x86ms);
- env->nr_dies = ms->smp.dies;
+ if (ms->smp.dies > 1) {
+ env->nr_dies = ms->smp.dies;
+ set_bit(CPU_TOPO_LEVEL_DIE, env->avail_cpu_topo);
+ }
/*
* If APIC ID is not set,
diff --git a/include/hw/i386/topology.h b/include/hw/i386/topology.h
index d4eeb7ab8290..befeb92b0b19 100644
--- a/include/hw/i386/topology.h
+++ b/include/hw/i386/topology.h
@@ -60,6 +60,21 @@ typedef struct X86CPUTopoInfo {
unsigned threads_per_core;
} X86CPUTopoInfo;
+/*
+ * CPUTopoLevel is the general i386 topology hierarchical representation,
+ * ordered by increasing hierarchical relationship.
+ * Its enumeration value is not bound to the type value of Intel (CPUID[0x1F])
+ * or AMD (CPUID[0x80000026]).
+ */
+enum CPUTopoLevel {
+ CPU_TOPO_LEVEL_INVALID,
+ CPU_TOPO_LEVEL_SMT,
+ CPU_TOPO_LEVEL_CORE,
+ CPU_TOPO_LEVEL_DIE,
+ CPU_TOPO_LEVEL_PACKAGE,
+ CPU_TOPO_LEVEL_MAX,
+};
+
/* Return the bit width needed for 'count' IDs */
static unsigned apicid_bitwidth_for_count(unsigned count)
{
@@ -168,4 +183,12 @@ static inline apic_id_t
x86_apicid_from_cpu_idx(X86CPUTopoInfo *topo_info,
return x86_apicid_from_topo_ids(topo_info, &topo_ids);
}
+/*
+ * Check whether there's extended topology level (die)?
+ */
+static inline bool x86_has_extended_topo(unsigned long *topo_bitmap)
+{
+ return test_bit(CPU_TOPO_LEVEL_DIE, topo_bitmap);
+}
+
#endif /* HW_I386_TOPOLOGY_H */
diff --git a/target/i386/cpu.c b/target/i386/cpu.c
index 0611f8ffbf8b..6d6d93ca1497 100644
--- a/target/i386/cpu.c
+++ b/target/i386/cpu.c
@@ -6426,7 +6426,7 @@ void cpu_x86_cpuid(CPUX86State *env, uint32_t index,
uint32_t count,
break;
case 0x1F:
/* V2 Extended Topology Enumeration Leaf */
- if (topo_info.dies_per_pkg < 2) {
+ if (!x86_has_extended_topo(env->avail_cpu_topo)) {
*eax = *ebx = *ecx = *edx = 0;
break;
}
@@ -7259,7 +7259,7 @@ void x86_cpu_expand_features(X86CPU *cpu, Error **errp)
* cpu->vendor_cpuid_only has been unset for compatibility with older
* machine types.
*/
- if ((env->nr_dies > 1) &&
+ if (x86_has_extended_topo(env->avail_cpu_topo) &&
(IS_INTEL_CPU(env) || !cpu->vendor_cpuid_only)) {
x86_cpu_adjust_level(cpu, &env->cpuid_min_level, 0x1F);
}
@@ -7782,13 +7782,25 @@ static void x86_cpu_post_initfn(Object *obj)
accel_cpu_instance_init(CPU(obj));
}
+static void x86_cpu_init_default_topo(X86CPU *cpu)
+{
+ CPUX86State *env = &cpu->env;
+
+ env->nr_dies = 1;
+
+ /* SMT, core and package levels are set by default. */
+ set_bit(CPU_TOPO_LEVEL_SMT, env->avail_cpu_topo);
+ set_bit(CPU_TOPO_LEVEL_CORE, env->avail_cpu_topo);
+ set_bit(CPU_TOPO_LEVEL_PACKAGE, env->avail_cpu_topo);
+}
+
static void x86_cpu_initfn(Object *obj)
{
X86CPU *cpu = X86_CPU(obj);
X86CPUClass *xcc = X86_CPU_GET_CLASS(obj);
CPUX86State *env = &cpu->env;
- env->nr_dies = 1;
+ x86_cpu_init_default_topo(cpu);
object_property_add(obj, "feature-words", "X86CPUFeatureWordInfo",
x86_cpu_get_feature_words,
diff --git a/target/i386/cpu.h b/target/i386/cpu.h
index 6112e27bfd5c..3eef30f2847d 100644
--- a/target/i386/cpu.h
+++ b/target/i386/cpu.h
@@ -24,6 +24,7 @@
#include "cpu-qom.h"
#include "kvm/hyperv-proto.h"
#include "exec/cpu-defs.h"
+#include "hw/i386/topology.h"
#include "qapi/qapi-types-common.h"
#include "qemu/cpu-float.h"
#include "qemu/timer.h"
@@ -1892,6 +1893,9 @@ typedef struct CPUArchState {
/* Number of dies within this CPU package. */
unsigned nr_dies;
+
+ /* Bitmap of available CPU topology levels for this CPU. */
+ DECLARE_BITMAP(avail_cpu_topo, CPU_TOPO_LEVEL_MAX);
} CPUX86State;
struct kvm_msrs;
diff --git a/target/i386/kvm/kvm.c b/target/i386/kvm/kvm.c
index c5943605ee3a..6c864e4611f6 100644
--- a/target/i386/kvm/kvm.c
+++ b/target/i386/kvm/kvm.c
@@ -51,6 +51,7 @@
#include "hw/i386/apic_internal.h"
#include "hw/i386/apic-msidef.h"
#include "hw/i386/intel_iommu.h"
+#include "hw/i386/topology.h"
#include "hw/i386/x86-iommu.h"
#include "hw/i386/e820_memory_layout.h"
@@ -1791,7 +1792,7 @@ static uint32_t kvm_x86_build_cpuid(CPUX86State *env,
break;
}
case 0x1f:
- if (env->nr_dies < 2) {
+ if (!x86_has_extended_topo(env->avail_cpu_topo)) {
cpuid_i--;
break;
}
--
2.34.1
- [PATCH v11 00/21] i386: Introduce smp.modules and clean up cache topology, Zhao Liu, 2024/04/24
- [PATCH v11 01/21] hw/core/machine: Introduce the module as a CPU topology level, Zhao Liu, 2024/04/24
- [PATCH v11 02/21] hw/core/machine: Support modules in -smp, Zhao Liu, 2024/04/24
- [PATCH v11 03/21] hw/core: Introduce module-id as the topology subindex, Zhao Liu, 2024/04/24
- [PATCH v11 04/21] hw/core: Support module-id in numa configuration, Zhao Liu, 2024/04/24
- [PATCH v11 05/21] i386/cpu: Fix i/d-cache topology to core level for Intel CPU, Zhao Liu, 2024/04/24
- [PATCH v11 06/21] i386/cpu: Use APIC ID info to encode cache topo in CPUID[4], Zhao Liu, 2024/04/24
- [PATCH v11 07/21] i386/cpu: Use APIC ID info get NumSharingCache for CPUID[0x8000001D].EAX[bits 25:14], Zhao Liu, 2024/04/24
- [PATCH v11 09/21] i386/cpu: Introduce bitmap to cache available CPU topology levels,
Zhao Liu <=
- [PATCH v11 08/21] i386/cpu: Consolidate the use of topo_info in cpu_x86_cpuid(), Zhao Liu, 2024/04/24
- [PATCH v11 11/21] i386/cpu: Decouple CPUID[0x1F] subleaf with specific topology level, Zhao Liu, 2024/04/24
- [PATCH v11 10/21] i386: Split topology types of CPUID[0x1F] from the definitions of CPUID[0xB], Zhao Liu, 2024/04/24
- [PATCH v11 12/21] i386: Introduce module level cpu topology to CPUX86State, Zhao Liu, 2024/04/24
- [PATCH v11 13/21] i386: Support modules_per_die in X86CPUTopoInfo, Zhao Liu, 2024/04/24
- [PATCH v11 14/21] i386: Expose module level in CPUID[0x1F], Zhao Liu, 2024/04/24
- [PATCH v11 15/21] i386: Support module_id in X86CPUTopoIDs, Zhao Liu, 2024/04/24
- [PATCH v11 16/21] i386/cpu: Introduce module-id to X86CPU, Zhao Liu, 2024/04/24
- [PATCH v11 17/21] tests: Add test case of APIC ID for module level parsing, Zhao Liu, 2024/04/24
- [PATCH v11 18/21] hw/i386/pc: Support smp.modules for x86 PC machine, Zhao Liu, 2024/04/24