qemu-ppc
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-ppc] [Qemu-devel] [PATCH 0/7] Improve PCI IO window orgnaizati


From: no-reply
Subject: Re: [Qemu-ppc] [Qemu-devel] [PATCH 0/7] Improve PCI IO window orgnaization for pseries
Date: Wed, 12 Oct 2016 01:26:23 -0700 (PDT)

Hi,

Your series seems to have some coding style problems. See output below for
more information:

Subject: [Qemu-devel] [PATCH 0/7] Improve PCI IO window orgnaization for pseries
Message-id: address@hidden
Type: series

=== TEST SCRIPT BEGIN ===
#!/bin/bash

BASE=base
n=1
total=$(git log --oneline $BASE.. | wc -l)
failed=0

# Useful git options
git config --local diff.renamelimit 0
git config --local diff.renames True

commits="$(git log --format=%H --reverse $BASE..)"
for c in $commits; do
    echo "Checking PATCH $n/$total: $(git show --no-patch --format=%s $c)..."
    if ! git show $c --format=email | ./scripts/checkpatch.pl --mailback -; then
        failed=1
        echo
    fi
    n=$((n+1))
done

exit $failed
=== TEST SCRIPT END ===

Updating 3c8cf5a9c21ff8782164d1def7f44bd888713384
From https://github.com/patchew-project/qemu
 - [tag update]      patchew/address@hidden -> patchew/address@hidden
Switched to a new branch 'test'
74ea754 spapr: Improved placement of PCI host bridges in guest memory map
a46036a spapr_pci: Add a 64-bit MMIO window
b2ae82e spapr: Adjust placement of PCI host bridge to allow > 1TiB RAM
a81e931 spapr_pci: Delegate placement of PCI host bridges to machine type
0341238 libqos: Limit spapr-pci to 32-bit MMIO for now
690387b libqos: Correct error in PCI hole sizing for spapr
1e75f32 libqos: Isolate knowledge of spapr memory map to qpci_init_spapr()

=== OUTPUT BEGIN ===
Checking PATCH 1/7: libqos: Isolate knowledge of spapr memory map to 
qpci_init_spapr()...
Checking PATCH 2/7: libqos: Correct error in PCI hole sizing for spapr...
Checking PATCH 3/7: libqos: Limit spapr-pci to 32-bit MMIO for now...
Checking PATCH 4/7: spapr_pci: Delegate placement of PCI host bridges to 
machine type...
Checking PATCH 5/7: spapr: Adjust placement of PCI host bridge to allow > 1TiB 
RAM...
WARNING: line over 80 characters
#55: FILE: hw/ppc/spapr.c:2396:
+    fprintf(stderr, "DEBUG: ram_top = 0x%016"PRIx64" phb0 @ 
0x%016"HWADDR_PRIX"\n",

total: 0 errors, 1 warnings, 27 lines checked

Your patch has style problems, please review.  If any of these errors
are false positives report them to the maintainer, see
CHECKPATCH in MAINTAINERS.
Checking PATCH 6/7: spapr_pci: Add a 64-bit MMIO window...
Checking PATCH 7/7: spapr: Improved placement of PCI host bridges in guest 
memory map...
ERROR: Macros with multiple statements should be enclosed in a do - while loop
#144: FILE: hw/ppc/spapr.c:2534:
+#define SPAPR_COMPAT_2_7                            \
+    HW_COMPAT_2_7                                   \
+    {                                               \
+        .driver   = TYPE_SPAPR_PCI_HOST_BRIDGE,     \
+        .property = "mem_win_size",                 \
+        .value    = stringify(SPAPR_PCI_2_7_MMIO_WIN_SIZE),\
+    },                                              \
+    {                                               \
+        .driver   = TYPE_SPAPR_PCI_HOST_BRIDGE,     \
+        .property = "mem64_win_size",               \
+        .value    = "0",                            \
+    },

WARNING: line over 80 characters
#182: FILE: hw/ppc/spapr.c:2572:
+    fprintf(stderr, "DEBUG: ram_top = 0x%016"PRIx64" phb0 @ 
0x%016"HWADDR_PRIX"\n",

total: 1 errors, 1 warnings, 230 lines checked

Your patch has style problems, please review.  If any of these errors
are false positives report them to the maintainer, see
CHECKPATCH in MAINTAINERS.

=== OUTPUT END ===

Test command exited with code: 1


---
Email generated automatically by Patchew [http://patchew.org/].
Please send your feedback to address@hidden

reply via email to

[Prev in Thread] Current Thread [Next in Thread]