[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-ppc] [QEMU-ppc for-2.10][PATCH V4 0/6] target/ppc: Implement POWER
From: |
Suraj Jitindar Singh |
Subject: |
[Qemu-ppc] [QEMU-ppc for-2.10][PATCH V4 0/6] target/ppc: Implement POWER9 pseries TCG RADIX Support |
Date: |
Thu, 13 Apr 2017 16:02:34 +1000 |
This is V4 of the patch set to implement radix tcg support for a pseries
guest under a POWER9 cpu model.
The main changes since the previous version are:
- Add a patch to ensure the LPCR is set on all cpus when
H_REGISTER_PROCESS_TABLE is called.
- Implement checking of the GTSE bit in the LPCR when a guest calls tlbie
Suraj Jitindar Singh (6):
target/ppc: Set UPRT and GTSE on all cpus in H_REGISTER_PROCESS_TABLE
target/ppc: Flush TLB on write to PIDR
target/ppc: Update tlbie to check privilege level based on GTSE
target/ppc: Change tlbie invalid fields for POWER9 support
target/ppc: Implement ISA V3.00 radix page fault handler
target/ppc: Enable RADIX mmu mode for pseries TCG guest
hw/ppc/spapr.c | 15 ++-
hw/ppc/spapr_hcall.c | 49 ++++++---
target/ppc/Makefile.objs | 1 +
target/ppc/cpu.h | 2 +
target/ppc/helper.h | 1 +
target/ppc/misc_helper.c | 8 ++
target/ppc/mmu-book3s-v3.c | 6 +-
target/ppc/mmu-book3s-v3.h | 5 +
target/ppc/mmu-radix64.c | 256 ++++++++++++++++++++++++++++++++++++++++++++
target/ppc/mmu-radix64.h | 68 ++++++++++++
target/ppc/translate.c | 22 ++++
target/ppc/translate_init.c | 10 +-
12 files changed, 421 insertions(+), 22 deletions(-)
create mode 100644 target/ppc/mmu-radix64.c
create mode 100644 target/ppc/mmu-radix64.h
--
2.5.5