[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Bug binutils/21124] New: [PowerPC] Source and target registers must be
From: |
nholcomb at wisc dot edu |
Subject: |
[Bug binutils/21124] New: [PowerPC] Source and target registers must be different for some load instructions - should be decoded as invalid |
Date: |
Thu, 09 Feb 2017 21:26:02 +0000 |
https://sourceware.org/bugzilla/show_bug.cgi?id=21124
Bug ID: 21124
Summary: [PowerPC] Source and target registers must be
different for some load instructions - should be
decoded as invalid
Product: binutils
Version: 2.26
Status: UNCONFIRMED
Severity: normal
Priority: P2
Component: binutils
Assignee: unassigned at sourceware dot org
Reporter: nholcomb at wisc dot edu
Target Milestone: ---
The source and target registers must be different for some load instructions.
For example,
7c 00 02 28 is an invalid instruction, but decoding the instruction with
libopcodes returns "lqarx r0, 0, r0".
--
You are receiving this mail because:
You are on the CC list for the bug.
- [Bug binutils/21124] New: [PowerPC] Source and target registers must be different for some load instructions - should be decoded as invalid,
nholcomb at wisc dot edu <=