[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [bug-mes] mescc and Load/Store architectures
From: |
Danny Milosavljevic |
Subject: |
Re: [bug-mes] mescc and Load/Store architectures |
Date: |
Tue, 12 Feb 2019 18:47:23 +0100 |
Oh, and no ARM instructions update flags.
If one wants that, one has to set a bit indicating that in the instruction.
I didn't sewt that bit anywhere in the previous e-mail.
If we want to be "x86 compatible", we could use "adds" instead of "add", "subs"
instead of "sub" etc for ALU instructions.
Where would we need that?
pgpZ94cf5n4QQ.pgp
Description: OpenPGP digital signature
- [bug-mes] mescc and Load/Store architectures, Danny Milosavljevic, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Jan Nieuwenhuizen, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Jan Nieuwenhuizen, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Danny Milosavljevic, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Jan Nieuwenhuizen, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Jeremiah, 2019/02/07
- Re: [bug-mes] mescc and Load/Store architectures, Danny Milosavljevic, 2019/02/12
- Re: [bug-mes] mescc and Load/Store architectures,
Danny Milosavljevic <=
- Re: [bug-mes] mescc and Load/Store architectures, Danny Milosavljevic, 2019/02/13
- Re: [bug-mes] mescc and Load/Store architectures, Danny Milosavljevic, 2019/02/07