[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: porting efforts
From: |
Gabriel Wicki |
Subject: |
Re: porting efforts |
Date: |
Tue, 21 Dec 2021 14:25:11 +0100 |
hey ekaitz!
On Mon, Dec 13, 2021 at 05:22:37PM +0000, Ekaitz Zarraga wrote:
> Well, just choosing a register doesn't hurt.
that's true!
i think limiting the use to the first 16 registers would break calling
conventions/register usage (x17 being the last register used for
argument passing[1]) for the usual RV32/RV64 architectures, no?
g
1: RISC-V specs, Chapter 25, Table 25.1
- porting efforts, Gabriel Wicki, 2021/12/08
- Re: porting efforts, Jan Nieuwenhuizen, 2021/12/09
- Re: porting efforts, Jan Nieuwenhuizen, 2021/12/09
- Re: porting efforts, Ekaitz Zarraga, 2021/12/09
- Re: porting efforts, Ekaitz Zarraga, 2021/12/09
- Re: porting efforts, Gabriel Wicki, 2021/12/13
- Re: porting efforts, Ekaitz Zarraga, 2021/12/13
- Re: porting efforts,
Gabriel Wicki <=
- Re: porting efforts, Ekaitz Zarraga, 2021/12/21
- Re: porting efforts, Gabriel Wicki, 2021/12/21
- Re: porting efforts, Ekaitz Zarraga, 2021/12/21