[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [gnugo-devel] MAX_LIBERTIES
From: |
Nando |
Subject: |
Re: [gnugo-devel] MAX_LIBERTIES |
Date: |
Fri, 17 Dec 2004 18:52:54 +0100 |
Hi,
Arend wrote:
>
> Out of curiosity: On which processor was that? I got about 1% improvement
> with your patch on my Pentium M (for owl.tst).
Let's be precise :)
address@hidden:~# cpuid
eax in eax ebx ecx edx
00000000 00000002 756e6547 6c65746e 49656e69
00000001 00000f27 00010809 00004400 bfebfbff
00000002 665b5101 00000000 00000000 007b7040
80000000 80000004 00000000 00000000 00000000
80000001 00000000 00000000 00000000 00000000
80000002 20202020 20202020 20202020 6e492020
80000003 286c6574 50202952 69746e65 52286d75
80000004 20342029 20555043 30342e32 007a4847
Vendor ID: "GenuineIntel"; CPUID level 2
Intel-specific functions:
Version 00000f27:
Type 0 - Original OEM
Family 15 - Pentium 4
Extended family 0
Model 2 -
Stepping 7
Reserved 0
Brand index: 9 [not in table]
Extended brand string: " Intel(R) Pentium(R) 4 CPU 2.40GHz"
CLFLUSH instruction cache line size: 8
Hyper threading siblings: 1
Feature flags bfebfbff:
FPU Floating Point Unit
VME Virtual 8086 Mode Enhancements
DE Debugging Extensions
PSE Page Size Extensions
TSC Time Stamp Counter
MSR Model Specific Registers
PAE Physical Address Extension
MCE Machine Check Exception
CX8 COMPXCHG8B Instruction
APIC On-chip Advanced Programmable Interrupt Controller present and enabled
SEP Fast System Call
MTRR Memory Type Range Registers
PGE PTE Global Flag
MCA Machine Check Architecture
CMOV Conditional Move and Compare Instructions
FGPAT Page Attribute Table
PSE-36 36-bit Page Size Extension
CLFSH CFLUSH instruction
DS Debug store
ACPI Thermal Monitor and Clock Ctrl
MMX MMX instruction set
FXSR Fast FP/MMX Streaming SIMD Extensions save/restore
SSE Streaming SIMD Extensions instruction set
SSE2 SSE2 extensions
SS Self Snoop
HT Hyper Threading
TM Thermal monitor
31 reserved
TLB and cache info:
51: Instruction TLB: 4KB and 2MB or 4MB pages, 128 entries
5b: Data TLB: 4KB and 4MB pages, 64 entries
66: 1st-level data cache: 8KB, 4-way set assoc, 64 byte line size
40: No 2nd-level cache, or if 2nd-level cache exists, no 3rd-level cache
70: Trace cache: 12K-micro-op, 4-way set assoc
7b: 2nd-level cache: 512KB, 8-way set assoc, sectored, 64 byte line size
-- nando