[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 06/10] net: cadence_gem: Add support for jumbo frames
From: |
Edgar E. Iglesias |
Subject: |
Re: [PATCH v2 06/10] net: cadence_gem: Add support for jumbo frames |
Date: |
Mon, 4 May 2020 17:23:20 +0200 |
User-agent: |
Mutt/1.10.1 (2018-07-13) |
On Mon, May 04, 2020 at 07:36:04PM +0530, Sai Pavan Boddu wrote:
> Jumbo frames of size 10240 bytes is added.
Hi Sai,
I think we should make this a property since it's a design
configuration option (10240 being the default).
>
> Signed-off-by: Sai Pavan Boddu <address@hidden>
> ---
> hw/net/cadence_gem.c | 5 +++--
> 1 file changed, 3 insertions(+), 2 deletions(-)
>
> diff --git a/hw/net/cadence_gem.c b/hw/net/cadence_gem.c
> index beb38ec..848be3f 100644
> --- a/hw/net/cadence_gem.c
> +++ b/hw/net/cadence_gem.c
> @@ -313,6 +313,7 @@
> #define DESC_1_RX_EOF 0x00008000
>
> #define GEM_MODID_VALUE 0x00020118
> +#define MAX_TX_FRAME_SIZE 10240
This applies to RX aswell, better to rename to MAX_FRAME_SIZE.
>
> static inline uint64_t tx_desc_get_buffer(CadenceGEMState *s, uint32_t *desc)
> {
> @@ -1143,7 +1144,7 @@ static void gem_transmit(CadenceGEMState *s)
> {
> uint32_t desc[DESC_MAX_NUM_WORDS];
> hwaddr packet_desc_addr;
> - uint8_t tx_packet[2048];
> + uint8_t tx_packet[MAX_TX_FRAME_SIZE];
rxbuf in gem_receive needs the same.
We also may want to consider moving these buffers from the stack
to CadenceGEMState *s.
> uint8_t *p;
> unsigned total_bytes;
> int q = 0;
> @@ -1344,7 +1345,7 @@ static void gem_reset(DeviceState *d)
> s->regs[GEM_RXPARTIALSF] = 0x000003ff;
> s->regs[GEM_MODID] = s->revision;
> s->regs[GEM_DESCONF] = 0x02500111;
> - s->regs[GEM_DESCONF2] = 0x2ab13fff;
> + s->regs[GEM_DESCONF2] = 0x2ab12800;
We need to add and populate the following register:
#define GEM_JUMBO_MAX_LEN (0x00000048/4) /* Maximum Jumbo Frame Size */
> s->regs[GEM_DESCONF5] = 0x002f2045;
> s->regs[GEM_DESCONF6] = GEM_DESCONF6_64B_MASK;
>
> --
> 2.7.4
>
- Re: [PATCH v2 03/10] net: cadence_gem: Fix irq update w.r.t queue, (continued)
- [PATCH v2 04/10] net: cadence_gem: Define access permission for interrupt registers, Sai Pavan Boddu, 2020/05/04
- [PATCH v2 05/10] net: cadence_gem: Set ISR according to queue in use, Sai Pavan Boddu, 2020/05/04
- [PATCH v2 07/10] net: cadnece_gem: Update irq_read_clear field of designcfg_debug1 reg, Sai Pavan Boddu, 2020/05/04
- [PATCH v2 06/10] net: cadence_gem: Add support for jumbo frames, Sai Pavan Boddu, 2020/05/04
- Re: [PATCH v2 06/10] net: cadence_gem: Add support for jumbo frames,
Edgar E. Iglesias <=
- [PATCH v2 08/10] net: cadence_gem: Update the reset value for interrupt mask register, Sai Pavan Boddu, 2020/05/04
- [PATCH v2 09/10] net: cadence_gem: TX_LAST bit should be set by guest, Sai Pavan Boddu, 2020/05/04
- [PATCH v2 10/10] net: cadence_gem: Fix RX address filtering, Sai Pavan Boddu, 2020/05/04
- Re: [PATCH v2 00/10] Cadence GEM Fixes, Ramon Fried, 2020/05/04
- Re: [PATCH v2 00/10] Cadence GEM Fixes, no-reply, 2020/05/05