[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 13/17] target/arm: handle VMID change in secure state
From: |
remi . denis . courmont |
Subject: |
[PATCH 13/17] target/arm: handle VMID change in secure state |
Date: |
Mon, 23 Nov 2020 10:02:33 +0200 |
From: Rémi Denis-Courmont <remi.denis.courmont@huawei.com>
The VTTBR write callback so far assumes that the underlying VM lies in
non-secure state. This handles the secure state scenario.
Signed-off-by: Rémi Denis-Courmont <remi.denis.courmont@huawei.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/helper.c | 13 +++++++++----
1 file changed, 9 insertions(+), 4 deletions(-)
diff --git a/target/arm/helper.c b/target/arm/helper.c
index 9c338a4a97..d46339f344 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -4018,10 +4018,15 @@ static void vttbr_write(CPUARMState *env, const
ARMCPRegInfo *ri,
* the combined stage 1&2 tlbs (EL10_1 and EL10_0).
*/
if (raw_read(env, ri) != value) {
- tlb_flush_by_mmuidx(cs,
- ARMMMUIdxBit_E10_1 |
- ARMMMUIdxBit_E10_1_PAN |
- ARMMMUIdxBit_E10_0);
+ uint16_t mask = ARMMMUIdxBit_E10_1 |
+ ARMMMUIdxBit_E10_1_PAN |
+ ARMMMUIdxBit_E10_0;
+
+ if (arm_is_secure_below_el3(env)) {
+ mask >>= ARM_MMU_IDX_A_NS;
+ }
+
+ tlb_flush_by_mmuidx(cs, mask);
raw_write(env, ri, value);
}
}
--
2.29.2
- [PATCH 01/17] target/arm: remove redundant tests, (continued)
- [PATCH 01/17] target/arm: remove redundant tests, remi . denis . courmont, 2020/11/23
- [PATCH 02/17] target/arm: add arm_is_el2_enabled() helper, remi . denis . courmont, 2020/11/23
- [PATCH 05/17] target/arm: factor MDCR_EL2 common handling, remi . denis . courmont, 2020/11/23
- [PATCH 03/17] target/arm: use arm_is_el2_enabled() where applicable, remi . denis . courmont, 2020/11/23
- [PATCH 04/17] target/arm: use arm_hcr_el2_eff() where applicable, remi . denis . courmont, 2020/11/23
- [PATCH 10/17] target/arm: add ARMv8.4-SEL2 system registers, remi . denis . courmont, 2020/11/23
- [PATCH 06/17] target/arm: declare new AA64PFR0 bit-fields, remi . denis . courmont, 2020/11/23
- [PATCH 07/17] target/arm: add 64-bit S-EL2 to EL exception table, remi . denis . courmont, 2020/11/23
- [PATCH 08/17] target/arm: return the stage 2 index for stage 1, remi . denis . courmont, 2020/11/23
- [PATCH 09/17] target/arm: add MMU stage 1 for Secure EL2, remi . denis . courmont, 2020/11/23
- [PATCH 13/17] target/arm: handle VMID change in secure state,
remi . denis . courmont <=
- [PATCH 11/17] target/arm: do S1_ptw_translate() before address space lookup, remi . denis . courmont, 2020/11/23
- [PATCH 16/17] target/arm: enable Secure EL2 in max CPU, remi . denis . courmont, 2020/11/23
- [PATCH 14/17] target/arm: set HPFAR_EL2.NS on secure stage 2 faults, remi . denis . courmont, 2020/11/23
- [PATCH 15/17] target/arm: add ARMv8.4-SEL2 extension, remi . denis . courmont, 2020/11/23
- [PATCH 12/17] target/arm: secure stage 2 translation regime, remi . denis . courmont, 2020/11/23
- [PATCH 17/17] target/arm: refactor vae1_tlbmask(), remi . denis . courmont, 2020/11/23