[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 0/9] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0
From: |
Keith Packard |
Subject: |
[PATCH 0/9] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0 |
Date: |
Thu, 7 Jan 2021 09:07:08 -0800 |
This series adds support for RISC-V Semihosting, version 0.2 as
specified here:
https://github.com/riscv/riscv-semihosting-spec/releases/tag/0.2
This specification references the ARM semihosting release 2.0 as
specified here:
https://static.docs.arm.com/100863/0200/semihosting.pdf
That specification includes several semihosting calls which were not
previously implemented. This series includes implementations for the
remaining calls so that both RISC-V and ARM versions are now complete.
Tests for release 2.0 can be found in picolibc on the semihost-2.0-all
branch:
https://github.com/picolibc/picolibc/tree/semihost-2.0-all
These tests uncovered a bug in the SYS_HEAPINFO implementation for
ARM, which has been fixed in this series as well.
The series is structured as follows:
1. Move shared semihosting files
2. Change public common semihosting APIs
3. Change internal semihosting interfaces
4. Fix SYS_HEAPINFO crash on ARM
5-6. Add RISC-V semihosting implementation
7-9. Add missing semihosting operations from release 2.0
- [PATCH 0/9] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0,
Keith Packard <=
- [PATCH 5/9] riscv: Add semihosting support, Keith Packard, 2021/01/07
- [PATCH 1/9] semihosting: Move ARM semihosting code to shared directories, Keith Packard, 2021/01/07
- [PATCH 7/9] semihosting: Implement SYS_ELAPSED and SYS_TICKFREQ, Keith Packard, 2021/01/07
- [PATCH 9/9] semihosting: Implement SYS_ISERROR, Keith Packard, 2021/01/07
- [PATCH 8/9] semihosting: Implement SYS_TMPNAM, Keith Packard, 2021/01/07
- [PATCH 4/9] semihosting: Support SYS_HEAPINFO when env->boot_info is not set, Keith Packard, 2021/01/07
- [PATCH 2/9] semihosting: Change common-semi API to be architecture-independent, Keith Packard, 2021/01/07
- [PATCH 6/9] riscv: Add semihosting support for user mode, Keith Packard, 2021/01/07
- [PATCH 3/9] semihosting: Change internal common-semi interfaces to use CPUState *, Keith Packard, 2021/01/07
- Re: [PATCH 0/9] Add RISC-V semihosting 0.2. Finish ARM semihosting 2.0, Alex Bennée, 2021/01/08