[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 1/6] target/arm: fix typo in cpu.h ID_AA64PFR1 field name
|
From: |
Leif Lindholm |
|
Subject: |
[PATCH v3 1/6] target/arm: fix typo in cpu.h ID_AA64PFR1 field name |
|
Date: |
Fri, 8 Jan 2021 18:51:49 +0000 |
SBSS -> SSBS
Signed-off-by: Leif Lindholm <leif@nuviainc.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Laurent Desnogues <laurent.desnogues@gmail.com>
---
target/arm/cpu.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 7e6c881a7e..5e3cf77ec7 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -1883,7 +1883,7 @@ FIELD(ID_AA64PFR0, RAS, 28, 4)
FIELD(ID_AA64PFR0, SVE, 32, 4)
FIELD(ID_AA64PFR1, BT, 0, 4)
-FIELD(ID_AA64PFR1, SBSS, 4, 4)
+FIELD(ID_AA64PFR1, SSBS, 4, 4)
FIELD(ID_AA64PFR1, MTE, 8, 4)
FIELD(ID_AA64PFR1, RAS_FRAC, 12, 4)
--
2.20.1
- [PATCH v3 0/6] target/arm: various changes to cpu.h, Leif Lindholm, 2021/01/08
- [PATCH v3 1/6] target/arm: fix typo in cpu.h ID_AA64PFR1 field name,
Leif Lindholm <=
- [PATCH v3 2/6] target/arm: make ARMCPU.clidr 64-bit, Leif Lindholm, 2021/01/08
- [PATCH v3 3/6] target/arm: make ARMCPU.ctr 64-bit, Leif Lindholm, 2021/01/08
- [PATCH v3 4/6] target/arm: add descriptions of CLIDR_EL1, CCSIDR_EL1, CTR_EL0 to cpu.h, Leif Lindholm, 2021/01/08
- [PATCH v3 6/6] target/arm: add aarch32 ID register fields to cpu.h, Leif Lindholm, 2021/01/08
- [PATCH v3 5/6] target/arm: add aarch64 ID register fields to cpu.h, Leif Lindholm, 2021/01/08
- Re: [PATCH v3 0/6] target/arm: various changes to cpu.h, Peter Maydell, 2021/01/12