[Qemu-devel] AArch64: ld/st exclusive pair bug

[Laurent Desnogues]

Hello,

there's a bug in target-arm/translate-a64.c:disas_ldst_excl.  The line:

            TCGv_i64 tcg_rt2 = cpu_reg(s, rt);

is accessing the wrong register.

Thanks,

Laurent