[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 5/7] tcg/mips: Support r6 multiply/divide encodi
From: |
James Hogan |
Subject: |
Re: [Qemu-devel] [PATCH 5/7] tcg/mips: Support r6 multiply/divide encodings |
Date: |
Thu, 1 Oct 2015 00:30:19 +0100 |
User-agent: |
Mutt/1.5.23 (2014-03-12) |
On Thu, Oct 01, 2015 at 09:24:17AM +1000, Richard Henderson wrote:
> On 10/01/2015 01:30 AM, James Hogan wrote:
> > case INDEX_op_mul_i32:
> > + if (use_mips32r6_instructions) {
> > + tcg_out_opc_reg(s, OPC_MUL_R6, a0, a1, a2);
> > + break;
> > + }
> > if (use_mips32_instructions) {
> > tcg_out_opc_reg(s, OPC_MUL, a0, a1, a2);
> > break;
>
> I wonder if it's worth defining a common OPC_MUL as you did with OPC_JR.
Yes, probably would make sense for these changed instruction encodings
(rather than new instructions).
> Also, these columns aren't lining up. Did you use tabs?
Whitespace looks okay to me. Has your email client changed it?
Thanks
James
signature.asc
Description: Digital signature
- [Qemu-devel] [PATCH 0/7] tcg/mips: Minimal R6 support, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 7/7] tcg/mips: Support r6 SEL{NE, EQ}Z instead of MOVN/MOVZ, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 3/7] tcg/mips: Add use_mips32r6_instructions definition, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 2/7] disas/mips: Add R6 jr/jr.hb to disassembler, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 5/7] tcg/mips: Support r6 multiply/divide encodings, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 4/7] tcg/mips: Support r6 JR encoding, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 6/7] tcg/mips: Support full movcond select operation, James Hogan, 2015/10/08
- [Qemu-devel] [PATCH 1/7] tcg-opc.h: Simplify debug_insn_start def, James Hogan, 2015/10/08