[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 12/29] target-sparc: implement UA2005 rdhpstate and
From: |
Artyom Tarasenko |
Subject: |
[Qemu-devel] [PATCH 12/29] target-sparc: implement UA2005 rdhpstate and wrhpstate instructions |
Date: |
Sat, 1 Oct 2016 12:05:16 +0200 |
Signed-off-by: Artyom Tarasenko <address@hidden>
---
target-sparc/translate.c | 7 +++++--
1 file changed, 5 insertions(+), 2 deletions(-)
diff --git a/target-sparc/translate.c b/target-sparc/translate.c
index 6c461b1..19ffb23 100644
--- a/target-sparc/translate.c
+++ b/target-sparc/translate.c
@@ -3313,7 +3313,8 @@ static void disas_sparc_insn(DisasContext * dc, unsigned
int insn)
rs1 = GET_FIELD(insn, 13, 17);
switch (rs1) {
case 0: // hpstate
- // gen_op_rdhpstate();
+ tcg_gen_ld_i64(cpu_dst, cpu_env,
+ offsetof(CPUSPARCState, hpstate));
break;
case 1: // htstate
// gen_op_rdhtstate();
@@ -4440,7 +4441,9 @@ static void disas_sparc_insn(DisasContext * dc, unsigned
int insn)
tcg_gen_xor_tl(cpu_tmp0, cpu_src1, cpu_src2);
switch (rd) {
case 0: // hpstate
- // XXX gen_op_wrhpstate();
+ tcg_gen_st_i64(cpu_tmp0, cpu_env,
+ offsetof(CPUSPARCState,
+ hpstate));
save_state(dc);
gen_op_next_insn();
tcg_gen_exit_tb(0);
--
2.7.2
- [Qemu-devel] [PATCH 07/29] target-sparc: implement UA2005 scratchpad registers, (continued)
- [Qemu-devel] [PATCH 07/29] target-sparc: implement UA2005 scratchpad registers, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 09/29] target-sparc: hypervisor mode takes over nucleus mode, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 11/29] target-sparc: implement UA2005 GL register, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 10/29] target-sparc: implement UA2005 hypervisor traps, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 12/29] target-sparc: implement UA2005 rdhpstate and wrhpstate instructions,
Artyom Tarasenko <=
- [Qemu-devel] [PATCH 13/29] target-sparc: fix immediate UA2005 traps, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 14/29] target-sparc: use direct address translation in hyperprivileged mode, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 15/29] target-sparc: allow priveleged ASIs in hyperprivileged mode, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 16/29] target-sparc: ignore writes to UA2005 CPU mondo queue register, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 17/29] target-sparc: replace the last tlb entry when no free entries left, Artyom Tarasenko, 2016/10/01
- [Qemu-devel] [PATCH 18/29] target-sparc: use SparcV9MMU type for sparc64 I/D-MMUs, Artyom Tarasenko, 2016/10/01