[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v3 0/2] nvic: Handle ARMv6-M SCS reserved registers
From: |
Julia Suvorova |
Subject: |
[Qemu-devel] [PATCH v3 0/2] nvic: Handle ARMv6-M SCS reserved registers |
Date: |
Fri, 6 Jul 2018 01:21:13 +0300 |
v3:
* Fix indents
v2:
* Use ARM_FEATURE_M_MAIN instead of ARM_FEATURE_V7 in most cases
* Remove CPUID registers check
* Use bad_offset instead of return
* Misc style fixes
Julia Suvorova (2):
nvic: Handle ARMv6-M SCS reserved registers
tests: Add ARMv6-M reserved register test
hw/intc/armv7m_nvic.c | 51 ++++++++++++++++++++++++--
tests/Makefile.include | 2 ++
tests/tcg/arm/test-reserved-reg.c | 60 +++++++++++++++++++++++++++++++
3 files changed, 111 insertions(+), 2 deletions(-)
create mode 100644 tests/tcg/arm/test-reserved-reg.c
--
2.17.1
- [Qemu-devel] [PATCH v3 0/2] nvic: Handle ARMv6-M SCS reserved registers,
Julia Suvorova <=