[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v4 2/7] hw/riscv/spike: Set the soc device tree node
From: |
Alistair Francis |
Subject: |
[Qemu-devel] [PATCH v4 2/7] hw/riscv/spike: Set the soc device tree node as a simple-bus |
Date: |
Wed, 29 Aug 2018 10:56:28 -0700 |
To allow Linux to enumerate devices on the /soc/ node set it as a
"simple-bus".
Signed-off-by: Alistair Francis <address@hidden>
---
hw/riscv/spike.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
index c8c056c50b..eb857c434e 100644
--- a/hw/riscv/spike.c
+++ b/hw/riscv/spike.c
@@ -90,7 +90,7 @@ static void create_fdt(SpikeState *s, const struct
MemmapEntry *memmap,
qemu_fdt_add_subnode(fdt, "/soc");
qemu_fdt_setprop(fdt, "/soc", "ranges", NULL, 0);
- qemu_fdt_setprop_string(fdt, "/soc", "compatible",
"ucbbar,spike-bare-soc");
+ qemu_fdt_setprop_string(fdt, "/soc", "compatible", "simple-bus");
qemu_fdt_setprop_cell(fdt, "/soc", "#size-cells", 0x2);
qemu_fdt_setprop_cell(fdt, "/soc", "#address-cells", 0x2);
--
2.17.1
- [Qemu-devel] [PATCH v4 0/7] Connect a PCIe host and graphics support to RISC-V, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 1/7] hw/riscv/virtio: Set the soc device tree node as a simple-bus, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 2/7] hw/riscv/spike: Set the soc device tree node as a simple-bus,
Alistair Francis <=
- [Qemu-devel] [PATCH v4 3/7] hw/riscv/virt: Increase the number of interrupts, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 4/7] hw/riscv/virt: Connect the gpex PCIe, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 5/7] riscv: Enable VGA and PCIE_VGA, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 6/7] hw/riscv/sifive_u: Connect the Xilinx PCIe, Alistair Francis, 2018/08/29
- [Qemu-devel] [PATCH v4 7/7] hw/riscv/virt: Connect a VirtIO net PCIe device, Alistair Francis, 2018/08/29