[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v1 0/3] intel-iommu: add support for 5-level virtual
From: |
Yu Zhang |
Subject: |
[Qemu-devel] [PATCH v1 0/3] intel-iommu: add support for 5-level virtual IOMMU. |
Date: |
Fri, 9 Nov 2018 19:49:44 +0800 |
Intel's upcoming processors will extend maximum linear address width to
57 bits, and introduce 5-level paging for CPU. Meanwhile, the platform
will also extend the maximum guest address width for IOMMU to 57 bits,
thus introducing the 5-level paging for 2nd level translation(See chapter 3
in Intel Virtualization Technology for Directed I/O).
This patch set extends the current logic to support a wider address width.
A 5-level paging capable IOMMU(for 2nd level translation) can be rendered
with configuration "device intel-iommu,x-aw-bits=57".
Yu Zhang (3):
intel-iommu: differentiate host address width from IOVA address width.
intel-iommu: extend VTD emulation to allow 57-bit IOVA address width.
intel-iommu: search iotlb for levels supported by the address width.
---
Cc: "Michael S. Tsirkin" <address@hidden>
Cc: Igor Mammedov <address@hidden>
Cc: Marcel Apfelbaum <address@hidden>
Cc: Paolo Bonzini <address@hidden>
Cc: Richard Henderson <address@hidden>
Cc: Eduardo Habkost <address@hidden>
Cc: Peter Xu <address@hidden>
hw/i386/acpi-build.c | 2 +-
hw/i386/intel_iommu.c | 101 +++++++++++++++++++++++++++--------------
hw/i386/intel_iommu_internal.h | 13 ++++--
include/hw/i386/intel_iommu.h | 10 ++--
4 files changed, 83 insertions(+), 43 deletions(-)
--
1.9.1
- [Qemu-devel] [PATCH v1 0/3] intel-iommu: add support for 5-level virtual IOMMU.,
Yu Zhang <=
- [Qemu-devel] [PATCH v1 1/3] intel-iommu: differentiate host address width from IOVA address width., Yu Zhang, 2018/11/09
- [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Yu Zhang, 2018/11/09
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Peter Xu, 2018/11/12
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Yu Zhang, 2018/11/12
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Peter Xu, 2018/11/12
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Peter Xu, 2018/11/13
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Yu Zhang, 2018/11/13
- Re: [Qemu-devel] [PATCH v1 2/3] intel-iommu: extend VTD emulation to allow 57-bit IOVA address width., Peter Xu, 2018/11/13