[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC PATCH v3 15/34] Hexagon (target/hexagon) instruction printing
From: |
Taylor Simpson |
Subject: |
[RFC PATCH v3 15/34] Hexagon (target/hexagon) instruction printing |
Date: |
Tue, 18 Aug 2020 10:50:28 -0500 |
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
---
target/hexagon/printinsn.h | 26 +++++++++++++
target/hexagon/printinsn.c | 94 ++++++++++++++++++++++++++++++++++++++++++++++
2 files changed, 120 insertions(+)
create mode 100644 target/hexagon/printinsn.h
create mode 100644 target/hexagon/printinsn.c
diff --git a/target/hexagon/printinsn.h b/target/hexagon/printinsn.h
new file mode 100644
index 0000000..264b63c
--- /dev/null
+++ b/target/hexagon/printinsn.h
@@ -0,0 +1,26 @@
+/*
+ * Copyright(c) 2019-2020 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef HEXAGON_PRINTINSN_H
+#define HEXAGON_PRINTINSN_H
+
+#include "qemu/osdep.h"
+#include "insn.h"
+
+extern void snprint_a_pkt(char *buf, int n, packet_t *pkt);
+
+#endif
diff --git a/target/hexagon/printinsn.c b/target/hexagon/printinsn.c
new file mode 100644
index 0000000..b6cffd6
--- /dev/null
+++ b/target/hexagon/printinsn.c
@@ -0,0 +1,94 @@
+/*
+ * Copyright(c) 2019-2020 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "qemu/osdep.h"
+#include "opcodes.h"
+#include "printinsn.h"
+#include "insn.h"
+#include "reg_fields.h"
+#include "internal.h"
+
+#define REGNO(NUM) (insn->regno[NUM])
+#define IMMNO(NUM) (insn->immed[NUM])
+
+static const char *sreg2str(unsigned int reg)
+{
+ if (reg < TOTAL_PER_THREAD_REGS) {
+ return hexagon_regnames[reg];
+ } else {
+ return "???";
+ }
+}
+
+static const char *creg2str(unsigned int reg)
+{
+ return sreg2str(reg + NUM_GEN_REGS);
+}
+
+static void snprintinsn(char *buf, int n, insn_t * insn)
+{
+ switch (insn->opcode) {
+#define DEF_VECX_PRINTINFO(TAG, FMT, ...) DEF_PRINTINFO(TAG, FMT, __VA_ARGS__)
+#define DEF_PRINTINFO(TAG, FMT, ...) \
+ case TAG: \
+ snprintf(buf, n, FMT, __VA_ARGS__);\
+ break;
+#include "printinsn_generated.h"
+#undef DEF_VECX_PRINTINFO
+#undef DEF_PRINTINFO
+ }
+}
+
+void snprint_a_pkt(char *buf, int n, packet_t * pkt)
+{
+ char tmpbuf[128];
+ buf[0] = '\0';
+ int i, slot, opcode;
+
+ if (pkt == NULL) {
+ snprintf(buf, n, "<printpkt: NULL ptr>");
+ return;
+ }
+
+ if (pkt->num_insns > 1) {
+ strncat(buf, "\n{\n", n);
+ }
+ for (i = 0; i < pkt->num_insns; i++) {
+ if (pkt->insn[i].part1) {
+ continue;
+ }
+ snprintinsn(tmpbuf, 127, &(pkt->insn[i]));
+ strncat(buf, "\t", n);
+ strncat(buf, tmpbuf, n);
+ if (GET_ATTRIB(pkt->insn[i].opcode, A_SUBINSN)) {
+ strncat(buf, " //subinsn", n);
+ }
+ if (pkt->insn[i].extension_valid) {
+ strncat(buf, " //constant extended", n);
+ }
+ slot = pkt->insn[i].slot;
+ opcode = pkt->insn[i].opcode;
+ snprintf(tmpbuf, 127, " //slot=%d:tag=%s", slot, opcode_names[opcode]);
+ strncat(buf, tmpbuf, n);
+
+ strncat(buf, "\n", n);
+ }
+ if (pkt->num_insns > 1) {
+ strncat(buf, "}\n", n);
+ }
+}
+
--
2.7.4
- [RFC PATCH v3 10/34] Hexagon (target/hexagon) instruction and packet types, (continued)
- [RFC PATCH v3 10/34] Hexagon (target/hexagon) instruction and packet types, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 04/34] Hexagon (target/hexagon) scalar core definition, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 08/34] Hexagon (target/hexagon) GDB Stub, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 01/34] Hexagon Update MAINTAINERS file, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 15/34] Hexagon (target/hexagon) instruction printing,
Taylor Simpson <=
- [RFC PATCH v3 05/34] Hexagon (target/hexagon) register names, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 06/34] Hexagon (disas) disassembler, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 11/34] Hexagon (target/hexagon) register fields, Taylor Simpson, 2020/08/18
- [RFC PATCH v3 02/34] Hexagon (target/hexagon) README, Taylor Simpson, 2020/08/18