qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC PATCH v7 16/29] hw/loongarch: Add LoongArch ipi interrupt suppo


From: Richard Henderson
Subject: Re: [RFC PATCH v7 16/29] hw/loongarch: Add LoongArch ipi interrupt support(IPI)
Date: Mon, 28 Mar 2022 16:06:35 -0600
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.7.0

On 3/28/22 06:57, Xiaojuan Yang wrote:
+typedef struct LoongArchIPI {
+    SysBusDevice parent_obj;
+    IPICore core[MAX_IPI_CORE_NUM];
+    MemoryRegion ipi_mmio[MAX_IPI_CORE_NUM];
+} LoongArchIPI;

Why does this have an array of cores?

Surely the IPI device itself should not have this, but the board model should have an array of IPI devices, one for each CPU that it supports.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]