[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v5 09/20] hw/arm: remove current_cpu hack from pxa2xx access
|
From: |
Alex Bennée |
|
Subject: |
[PATCH v5 09/20] hw/arm: remove current_cpu hack from pxa2xx access |
|
Date: |
Fri, 11 Nov 2022 18:25:24 +0000 |
We can derive the correct CPU from CPUARMState so lets not rely on
current_cpu.
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
---
hw/arm/pxa2xx.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/arm/pxa2xx.c b/hw/arm/pxa2xx.c
index 93dda83d7a..065392a8bc 100644
--- a/hw/arm/pxa2xx.c
+++ b/hw/arm/pxa2xx.c
@@ -319,7 +319,7 @@ static void pxa2xx_pwrmode_write(CPUARMState *env, const
ARMCPRegInfo *ri,
#endif
/* Suspend */
- cpu_interrupt(current_cpu, CPU_INTERRUPT_HALT);
+ cpu_interrupt(env_cpu(env), CPU_INTERRUPT_HALT);
goto message;
--
2.34.1
- [PATCH v5 01/20] hw: encode accessing CPU index in MemTxAttrs, (continued)
- [PATCH v5 01/20] hw: encode accessing CPU index in MemTxAttrs, Alex Bennée, 2022/11/11
- [PATCH v5 15/20] hw/i386: update vapic_write to use MemTxAttrs, Alex Bennée, 2022/11/11
- [PATCH v5 19/20] hw/isa: derive CPUState from MemTxAttrs in apm_ioport_writeb, Alex Bennée, 2022/11/11
- [PATCH v5 06/20] qtest: make read/write operation appear to be from CPU, Alex Bennée, 2022/11/11
- [PATCH v5 09/20] hw/arm: remove current_cpu hack from pxa2xx access,
Alex Bennée <=
- [PATCH v5 10/20] target/microblaze: initialise MemTxAttrs for CPU access, Alex Bennée, 2022/11/11
- [PATCH v5 12/20] target/riscv: initialise MemTxAttrs for CPU access, Alex Bennée, 2022/11/11
- [PATCH v5 16/20] include: add MEMTXATTRS_MACHINE helper, Alex Bennée, 2022/11/11
- [PATCH v5 11/20] target/sparc: initialise MemTxAttrs for CPU access, Alex Bennée, 2022/11/11