[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v4 2/7] target/arm: Make RVBAR available for all ARMv8 CPUs
|
From: |
Peter Maydell |
|
Subject: |
Re: [PATCH v4 2/7] target/arm: Make RVBAR available for all ARMv8 CPUs |
|
Date: |
Mon, 14 Nov 2022 17:04:59 +0000 |
On Sun, 23 Oct 2022 at 16:37, <tobias.roehmel@rwth-aachen.de> wrote:
>
> From: Tobias Röhmel <tobias.roehmel@rwth-aachen.de>
>
> RVBAR shadows RVBAR_ELx where x is the highest exception
> level if the highest EL is not EL3. This patch also allows
> ARMv8 CPUs to change the reset address with
> the rvbar property.
>
> Signed-off-by: Tobias Röhmel <tobias.roehmel@rwth-aachen.de>
> diff --git a/target/arm/helper.c b/target/arm/helper.c
> index 3c517356e1..2e9e420d4e 100644
> --- a/target/arm/helper.c
> +++ b/target/arm/helper.c
> @@ -7768,8 +7768,8 @@ void register_cp_regs_for_features(ARMCPU *cpu)
> if (!arm_feature(env, ARM_FEATURE_EL3) &&
> !arm_feature(env, ARM_FEATURE_EL2)) {
> ARMCPRegInfo rvbar = {
> - .name = "RVBAR_EL1", .state = ARM_CP_STATE_AA64,
> - .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 0, .opc2 = 1,
> + .name = "RVBAR_EL1", .state = ARM_CP_STATE_BOTH,
> + .opc0 = 3, .cp = 15, .opc1 = 0, .crn = 12, .crm = 0, .opc2 =
> 1,
You don't need to specify .cp for a STATE_BOTH register: 15
is the default.
Otherwise
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
thanks
-- PMM
| [Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [PATCH v4 2/7] target/arm: Make RVBAR available for all ARMv8 CPUs,
Peter Maydell <=