[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 0/2] Support for print to log vector extension registers
From: |
Alistair Francis |
Subject: |
Re: [PATCH v3 0/2] Support for print to log vector extension registers |
Date: |
Fri, 2 Jun 2023 13:40:37 +1000 |
On Mon, Apr 10, 2023 at 10:46 PM Ivan Klokov <ivan.klokov@syntacore.com> wrote:
>
> The patch added an ability to include VPU registers in the 'cpu' logging.
> ---
> v3:
> - split of the patch into two parts: general and RISC-V specific
> ---
>
> Ivan Klokov (2):
> util/log: Add vector registers to log
> target/riscv: Add RVV registers to log
I'm going to go ahead and merge this
Applied to riscv-to-apply.next
Alistair
>
> accel/tcg/cpu-exec.c | 3 +++
> include/hw/core/cpu.h | 2 ++
> include/qemu/log.h | 1 +
> target/riscv/cpu.c | 56 ++++++++++++++++++++++++++++++++++++++++++-
> util/log.c | 2 ++
> 5 files changed, 63 insertions(+), 1 deletion(-)
>
> --
> 2.34.1
>
>
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- Re: [PATCH v3 0/2] Support for print to log vector extension registers,
Alistair Francis <=