[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 74/85] target/hppa: Implement pa2.0 data prefetch instructions
|
From: |
Richard Henderson |
|
Subject: |
[PULL 74/85] target/hppa: Implement pa2.0 data prefetch instructions |
|
Date: |
Mon, 6 Nov 2023 19:03:56 -0800 |
These are aliased onto the normal integer loads to %g0.
Since we don't emulate caches, prefetch is a nop.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/hppa/translate.c | 10 +++++++++-
1 file changed, 9 insertions(+), 1 deletion(-)
diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index ba15cf6ab8..e7f379d648 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -2976,7 +2976,15 @@ static bool trans_permh(DisasContext *ctx, arg_permh *a)
static bool trans_ld(DisasContext *ctx, arg_ldst *a)
{
- if (!ctx->is_pa20 && a->size > MO_32) {
+ if (ctx->is_pa20) {
+ /*
+ * With pa20, LDB, LDH, LDW, LDD to %g0 are prefetches.
+ * Any base modification still occurs.
+ */
+ if (a->t == 0) {
+ return trans_nop_addrx(ctx, a);
+ }
+ } else if (a->size > MO_32) {
return gen_illegal(ctx);
}
return do_load(ctx, a->t, a->b, a->x, a->scale ? a->size : 0,
--
2.34.1
- [PULL 55/85] target/hppa: Remove TARGET_REGISTER_BITS, (continued)
- [PULL 55/85] target/hppa: Remove TARGET_REGISTER_BITS, Richard Henderson, 2023/11/06
- [PULL 45/85] target/hppa: Decode CMPIB double-word, Richard Henderson, 2023/11/06
- [PULL 49/85] target/hppa: Implement EXTRD, Richard Henderson, 2023/11/06
- [PULL 56/85] target/hppa: Remove most of the TARGET_REGISTER_BITS redirections, Richard Henderson, 2023/11/06
- [PULL 60/85] target/hppa: Replace tcg_gen_*_tl with tcg_gen_*_i64, Richard Henderson, 2023/11/06
- [PULL 62/85] target/hppa: Implement HSUB, Richard Henderson, 2023/11/06
- [PULL 58/85] target/hppa: Adjust vmstate_env for pa2.0 tlb, Richard Henderson, 2023/11/06
- [PULL 64/85] target/hppa: Implement HSHL, HSHR, Richard Henderson, 2023/11/06
- [PULL 67/85] target/hppa: Implement PERMH, Richard Henderson, 2023/11/06
- [PULL 59/85] target/hppa: Use tcg_temp_new_i64 not tcg_temp_new, Richard Henderson, 2023/11/06
- [PULL 74/85] target/hppa: Implement pa2.0 data prefetch instructions,
Richard Henderson <=
- [PULL 63/85] target/hppa: Implement HAVG, Richard Henderson, 2023/11/06
- [PULL 70/85] target/hppa: Return zero for r0 from load_gpr, Richard Henderson, 2023/11/06
- [PULL 66/85] target/hppa: Implement MIXH, MIXW, Richard Henderson, 2023/11/06
- [PULL 68/85] target/hppa: Fix interruption based on default PSW, Richard Henderson, 2023/11/06
- [PULL 69/85] target/hppa: Precompute zero into DisasContext, Richard Henderson, 2023/11/06
- [PULL 73/85] linux-user/hppa: Drop EXCP_DUMP from handled exceptions, Richard Henderson, 2023/11/06
- [PULL 72/85] hw/hppa: Translate phys addresses for the cpu, Richard Henderson, 2023/11/06
- [PULL 78/85] target/hppa: Add unwind_breg to CPUHPPAState, Richard Henderson, 2023/11/06
- [PULL 77/85] target/hppa: Clear upper bits in mtctl for pa1.x, Richard Henderson, 2023/11/06
- [PULL 75/85] target/hppa: Add pa2.0 cpu local tlb flushes, Richard Henderson, 2023/11/06