[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 60/85] target/hppa: Replace tcg_gen_*_tl with tcg_gen_*_i64
|
From: |
Richard Henderson |
|
Subject: |
[PULL 60/85] target/hppa: Replace tcg_gen_*_tl with tcg_gen_*_i64 |
|
Date: |
Mon, 6 Nov 2023 19:03:42 -0800 |
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/hppa/translate.c | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/target/hppa/translate.c b/target/hppa/translate.c
index c8c702ac03..1d749e2a78 100644
--- a/target/hppa/translate.c
+++ b/target/hppa/translate.c
@@ -1338,10 +1338,10 @@ static void form_gva(DisasContext *ctx, TCGv_i64 *pgva,
TCGv_i64 *pofs,
*pofs = ofs;
*pgva = addr = tcg_temp_new_i64();
- tcg_gen_andi_tl(addr, modify <= 0 ? ofs : base, gva_offset_mask(ctx));
+ tcg_gen_andi_i64(addr, modify <= 0 ? ofs : base, gva_offset_mask(ctx));
#ifndef CONFIG_USER_ONLY
if (!is_phys) {
- tcg_gen_or_tl(addr, addr, space_select(ctx, sp, base));
+ tcg_gen_or_i64(addr, addr, space_select(ctx, sp, base));
}
#endif
}
@@ -2382,7 +2382,7 @@ static bool trans_ixtlbxf(DisasContext *ctx, arg_ixtlbxf
*a)
a->data ? offsetof(CPUHPPAState, cr[CR_IOR])
: offsetof(CPUHPPAState, cr[CR_IIAOQ]));
tcg_gen_shli_i64(stl, stl, 32);
- tcg_gen_or_tl(addr, atl, stl);
+ tcg_gen_or_i64(addr, atl, stl);
reg = load_gpr(ctx, a->r);
if (a->addr) {
@@ -2942,7 +2942,7 @@ static bool trans_ldo(DisasContext *ctx, arg_ldo *a)
TCGv_i64 tcg_rt = dest_gpr(ctx, a->t);
/* Special case rb == 0, for the LDI pseudo-op.
- The COPY pseudo-op is handled for free within tcg_gen_addi_tl. */
+ The COPY pseudo-op is handled for free within tcg_gen_addi_i64. */
if (a->b == 0) {
tcg_gen_movi_i64(tcg_rt, a->i);
} else {
--
2.34.1
- [PULL 50/85] target/hppa: Implement SHRPD, (continued)
- [PULL 50/85] target/hppa: Implement SHRPD, Richard Henderson, 2023/11/06
- [PULL 52/85] target/hppa: Implement STDBY, Richard Henderson, 2023/11/06
- [PULL 53/85] target/hppa: Implement IDTLBT, IITLBT, Richard Henderson, 2023/11/06
- [PULL 54/85] hw/hppa: Use uint32_t instead of target_ureg, Richard Henderson, 2023/11/06
- [PULL 57/85] target/hppa: Remove remaining TARGET_REGISTER_BITS redirections, Richard Henderson, 2023/11/06
- [PULL 55/85] target/hppa: Remove TARGET_REGISTER_BITS, Richard Henderson, 2023/11/06
- [PULL 45/85] target/hppa: Decode CMPIB double-word, Richard Henderson, 2023/11/06
- [PULL 49/85] target/hppa: Implement EXTRD, Richard Henderson, 2023/11/06
- [PULL 56/85] target/hppa: Remove most of the TARGET_REGISTER_BITS redirections, Richard Henderson, 2023/11/06
- [PULL 60/85] target/hppa: Replace tcg_gen_*_tl with tcg_gen_*_i64,
Richard Henderson <=
- [PULL 62/85] target/hppa: Implement HSUB, Richard Henderson, 2023/11/06
- [PULL 58/85] target/hppa: Adjust vmstate_env for pa2.0 tlb, Richard Henderson, 2023/11/06
- [PULL 64/85] target/hppa: Implement HSHL, HSHR, Richard Henderson, 2023/11/06
- [PULL 67/85] target/hppa: Implement PERMH, Richard Henderson, 2023/11/06
- [PULL 59/85] target/hppa: Use tcg_temp_new_i64 not tcg_temp_new, Richard Henderson, 2023/11/06
- [PULL 74/85] target/hppa: Implement pa2.0 data prefetch instructions, Richard Henderson, 2023/11/06
- [PULL 63/85] target/hppa: Implement HAVG, Richard Henderson, 2023/11/06
- [PULL 70/85] target/hppa: Return zero for r0 from load_gpr, Richard Henderson, 2023/11/06
- [PULL 66/85] target/hppa: Implement MIXH, MIXW, Richard Henderson, 2023/11/06
- [PULL 68/85] target/hppa: Fix interruption based on default PSW, Richard Henderson, 2023/11/06