[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 12/16] hw/i386/pc: Support smp.clusters for x86 PC machine
|
From: |
Zhao Liu |
|
Subject: |
[PATCH v6 12/16] hw/i386/pc: Support smp.clusters for x86 PC machine |
|
Date: |
Fri, 17 Nov 2023 15:51:02 +0800 |
From: Zhuocheng Ding <zhuocheng.ding@intel.com>
As module-level topology support is added to X86CPU, now we can enable
the support for the cluster parameter on PC machines. With this support,
we can define a 5-level x86 CPU topology with "-smp":
-smp cpus=*,maxcpus=*,sockets=*,dies=*,clusters=*,cores=*,threads=*.
Additionally, add the 5-level topology example in description of "-smp".
Signed-off-by: Zhuocheng Ding <zhuocheng.ding@intel.com>
Signed-off-by: Zhao Liu <zhao1.liu@intel.com>
Reviewed-by: Yanan Wang <wangyanan55@huawei.com>
Tested-by: Babu Moger <babu.moger@amd.com>
Tested-by: Yongwei Ma <yongwei.ma@intel.com>
Acked-by: Michael S. Tsirkin <mst@redhat.com>
---
hw/i386/pc.c | 1 +
qemu-options.hx | 10 +++++-----
2 files changed, 6 insertions(+), 5 deletions(-)
diff --git a/hw/i386/pc.c b/hw/i386/pc.c
index 29b9964733ed..7046288fb547 100644
--- a/hw/i386/pc.c
+++ b/hw/i386/pc.c
@@ -1846,6 +1846,7 @@ static void pc_machine_class_init(ObjectClass *oc, void
*data)
mc->default_cpu_type = TARGET_DEFAULT_CPU_TYPE;
mc->nvdimm_supported = true;
mc->smp_props.dies_supported = true;
+ mc->smp_props.clusters_supported = true;
mc->default_ram_id = "pc.ram";
pcmc->default_smbios_ep_type = SMBIOS_ENTRY_POINT_TYPE_64;
diff --git a/qemu-options.hx b/qemu-options.hx
index 42fd09e4de96..73a68118cc5a 100644
--- a/qemu-options.hx
+++ b/qemu-options.hx
@@ -337,14 +337,14 @@ SRST
-smp 8,sockets=2,cores=2,threads=2,maxcpus=8
The following sub-option defines a CPU topology hierarchy (2 sockets
- totally on the machine, 2 dies per socket, 2 cores per die, 2 threads
- per core) for PC machines which support sockets/dies/cores/threads.
- Some members of the option can be omitted but their values will be
- automatically computed:
+ totally on the machine, 2 dies per socket, 2 clusters per die, 2 cores per
+ cluster, 2 threads per core) for PC machines which support sockets/dies
+ /clusters/cores/threads. Some members of the option can be omitted but
+ their values will be automatically computed:
::
- -smp 16,sockets=2,dies=2,cores=2,threads=2,maxcpus=16
+ -smp 32,sockets=2,dies=2,clusters=2,cores=2,threads=2,maxcpus=32
The following sub-option defines a CPU topology hierarchy (2 sockets
totally on the machine, 2 clusters per socket, 2 cores per cluster,
--
2.34.1
- [PATCH v6 00/16] Support smp.clusters for x86 in QEMU, Zhao Liu, 2023/11/17
- [PATCH v6 01/16] i386/cpu: Fix i/d-cache topology to core level for Intel CPU, Zhao Liu, 2023/11/17
- [PATCH v6 02/16] i386/cpu: Use APIC ID offset to encode cache topo in CPUID[4], Zhao Liu, 2023/11/17
- [PATCH v6 04/16] i386: Split topology types of CPUID[0x1F] from the definitions of CPUID[0xB], Zhao Liu, 2023/11/17
- [PATCH v6 03/16] i386/cpu: Consolidate the use of topo_info in cpu_x86_cpuid(), Zhao Liu, 2023/11/17
- [PATCH v6 05/16] i386: Decouple CPUID[0x1F] subleaf with specific topology level, Zhao Liu, 2023/11/17
- [PATCH v6 06/16] i386: Introduce module-level cpu topology to CPUX86State, Zhao Liu, 2023/11/17
- [PATCH v6 09/16] i386: Support module_id in X86CPUTopoIDs, Zhao Liu, 2023/11/17
- [PATCH v6 07/16] i386: Support modules_per_die in X86CPUTopoInfo, Zhao Liu, 2023/11/17
- [PATCH v6 08/16] i386: Expose module level in CPUID[0x1F], Zhao Liu, 2023/11/17
- [PATCH v6 12/16] hw/i386/pc: Support smp.clusters for x86 PC machine,
Zhao Liu <=
- [PATCH v6 10/16] i386/cpu: Introduce cluster-id to X86CPU, Zhao Liu, 2023/11/17
- [PATCH v6 11/16] tests: Add test case of APIC ID for module level parsing, Zhao Liu, 2023/11/17
- [PATCH v6 14/16] i386: Use CPUCacheInfo.share_level to encode CPUID[4], Zhao Liu, 2023/11/17
- [PATCH v6 13/16] i386: Add cache topology info in CPUCacheInfo, Zhao Liu, 2023/11/17
- [PATCH v6 15/16] i386: Use offsets get NumSharingCache for CPUID[0x8000001D].EAX[bits 25:14], Zhao Liu, 2023/11/17
- [PATCH v6 16/16] i386: Use CPUCacheInfo.share_level to encode CPUID[0x8000001D].EAX[bits 25:14], Zhao Liu, 2023/11/17