[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 03/21] docs/system/arm/virt.rst: Improve 'highmem' option docs
|
From: |
Peter Maydell |
|
Subject: |
[PULL 03/21] docs/system/arm/virt.rst: Improve 'highmem' option docs |
|
Date: |
Tue, 16 Jan 2024 15:12:10 +0000 |
Improve the 'highmem' option docs to note that by default we assume
that a 32-bit kernel on an LPAE-capable CPU has LPAE enabled, and
what the consequences are.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Eric Auger <eric.auger@redhat.com>
Message-id: 20240109170834.1387457-1-peter.maydell@linaro.org
---
docs/system/arm/virt.rst | 8 +++++++-
1 file changed, 7 insertions(+), 1 deletion(-)
diff --git a/docs/system/arm/virt.rst b/docs/system/arm/virt.rst
index 7c4c80180c6..c245c52b7ac 100644
--- a/docs/system/arm/virt.rst
+++ b/docs/system/arm/virt.rst
@@ -96,7 +96,13 @@ mte
highmem
Set ``on``/``off`` to enable/disable placing devices and RAM in physical
address space above 32 bits. The default is ``on`` for machine types
- later than ``virt-2.12``.
+ later than ``virt-2.12`` when the CPU supports an address space
+ bigger than 32 bits (i.e. 64-bit CPUs, and 32-bit CPUs with the
+ Large Physical Address Extension (LPAE) feature). If you want to
+ boot a 32-bit kernel which does not have ``CONFIG_LPAE`` enabled on
+ a CPU type which implements LPAE, you will need to manually set
+ this to ``off``; otherwise some devices, such as the PCI controller,
+ will not be accessible.
compact-highmem
Set ``on``/``off`` to enable/disable the compact layout for high memory
regions.
--
2.34.1
- [PULL 00/21] target-arm queue, Peter Maydell, 2024/01/16
- [PULL 01/21] docs/devel/docs: Document .hx file syntax, Peter Maydell, 2024/01/16
- [PULL 02/21] target/arm: arm_pamax() no longer needs to do feature propagation, Peter Maydell, 2024/01/16
- [PULL 04/21] hw/misc: Implement STM32L4x5 EXTI, Peter Maydell, 2024/01/16
- [PULL 08/21] hw/arm: Connect STM32L4x5 SYSCFG to STM32L4x5 SoC, Peter Maydell, 2024/01/16
- [PULL 05/21] hw/arm: Connect STM32L4x5 EXTI to STM32L4x5 SoC, Peter Maydell, 2024/01/16
- [PULL 03/21] docs/system/arm/virt.rst: Improve 'highmem' option docs,
Peter Maydell <=
- [PULL 07/21] hw/misc: Implement STM32L4x5 SYSCFG, Peter Maydell, 2024/01/16
- [PULL 09/21] tests/qtest: Add STM32L4x5 SYSCFG QTest testcase, Peter Maydell, 2024/01/16
- [PULL 12/21] hw/misc: Add qtest for NPCM7xx PCI Mailbox, Peter Maydell, 2024/01/16
- [PULL 06/21] tests/qtest: Add STM32L4x5 EXTI QTest testcase, Peter Maydell, 2024/01/16
- [PULL 18/21] tests/qtest: Adding PCS Module test to GMAC Qtest, Peter Maydell, 2024/01/16
- [PULL 19/21] hw/timer: fix systick trace message, Peter Maydell, 2024/01/16
- [PULL 10/21] hw/misc: Add Nuvoton's PCI Mailbox Module, Peter Maydell, 2024/01/16
- [PULL 14/21] hw/arm: Add GMAC devices to NPCM7XX SoC, Peter Maydell, 2024/01/16
- [PULL 13/21] hw/net: Add NPCMXXX GMAC device, Peter Maydell, 2024/01/16
- [PULL 11/21] hw/arm: Add PCI mailbox module to Nuvoton SoC, Peter Maydell, 2024/01/16