[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 31/36] docs/system/arm/virt.rst: Add note on CPU features off by d
|
From: |
Peter Maydell |
|
Subject: |
[PULL 31/36] docs/system/arm/virt.rst: Add note on CPU features off by default |
|
Date: |
Fri, 26 Jan 2024 14:33:36 +0000 |
From: Gustavo Romero <gustavo.romero@linaro.org>
Add a note on CPU features that are off by default in `virt` machines.
Some CPU features will remain off even if a CPU-capable CPU (e.g.,
`-cpu max`) is selected because they require support in both the CPU
itself and in the wider system. Therefore, the user, besides selecting a
CPU that supports such features, must also turn on the feature using a
machine option.
Signed-off-by: Gustavo Romero <gustavo.romero@linaro.org>
Message-id: 20240122211215.95073-1-gustavo.romero@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
docs/system/arm/virt.rst | 13 +++++++++++++
1 file changed, 13 insertions(+)
diff --git a/docs/system/arm/virt.rst b/docs/system/arm/virt.rst
index c245c52b7ac..26fcba00b76 100644
--- a/docs/system/arm/virt.rst
+++ b/docs/system/arm/virt.rst
@@ -69,6 +69,19 @@ Supported guest CPU types:
Note that the default is ``cortex-a15``, so for an AArch64 guest you must
specify a CPU type.
+Also, please note that passing ``max`` CPU (i.e. ``-cpu max``) won't
+enable all the CPU features for a given ``virt`` machine. Where a CPU
+architectural feature requires support in both the CPU itself and in the
+wider system (e.g. the MTE feature), it may not be enabled by default,
+but instead requires a machine option to enable it.
+
+For example, MTE support must be enabled with ``-machine virt,mte=on``,
+as well as by selecting an MTE-capable CPU (e.g., ``max``) with the
+``-cpu`` option.
+
+See the machine-specific options below, or check them for a given machine
+by passing the ``help`` suboption, like: ``-machine virt-9.0,help``.
+
Graphics output is available, but unlike the x86 PC machine types
there is no default display device enabled: you should select one from
the Display devices section of "-device help". The recommended option
--
2.34.1
- [PULL 22/36] hw/misc/xlnx-versal-crl: Include generic 'cpu-qom.h' instead of 'cpu.h', (continued)
- [PULL 22/36] hw/misc/xlnx-versal-crl: Include generic 'cpu-qom.h' instead of 'cpu.h', Peter Maydell, 2024/01/26
- [PULL 25/36] hw/arm/armv7m: Make 'hw/intc/armv7m_nvic.h' a target agnostic header, Peter Maydell, 2024/01/26
- [PULL 30/36] fsl-imx6ul: Add various missing unimplemented devices, Peter Maydell, 2024/01/26
- [PULL 24/36] target/arm: Expose M-profile register bank index definitions, Peter Maydell, 2024/01/26
- [PULL 27/36] target/arm: Move e2h_access() helper around, Peter Maydell, 2024/01/26
- [PULL 26/36] target/arm: Move ARM_CPU_IRQ/FIQ definitions to 'cpu-qom.h' header, Peter Maydell, 2024/01/26
- [PULL 28/36] target/arm: Move GTimer definitions to new 'gtimer.h' header, Peter Maydell, 2024/01/26
- [PULL 29/36] hw/arm: Build various units only once, Peter Maydell, 2024/01/26
- [PULL 32/36] hw/char/imx_serial: Implement receive FIFO and ageing timer, Peter Maydell, 2024/01/26
- [PULL 36/36] hw/arm: add PCIe to Freescale i.MX6, Peter Maydell, 2024/01/26
- [PULL 31/36] docs/system/arm/virt.rst: Add note on CPU features off by default,
Peter Maydell <=
- [PULL 33/36] target/arm: Fix A64 scalar SQSHRN and SQRSHRN, Peter Maydell, 2024/01/26
- [PULL 35/36] target/arm: Fix incorrect aa64_tidcp1 feature check, Peter Maydell, 2024/01/26
- [PULL 34/36] bswap.h: Fix const_le64() macro, Peter Maydell, 2024/01/26
- Re: [PULL 00/36] target-arm queue, Peter Maydell, 2024/01/27