qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 06/12] tcg/riscv: Implement vector cmp/cmpsel ops


From: Richard Henderson
Subject: Re: [PATCH v4 06/12] tcg/riscv: Implement vector cmp/cmpsel ops
Date: Wed, 11 Sep 2024 16:14:09 -0700
User-agent: Mozilla Thunderbird

On 9/11/24 06:26, LIU Zhiwei wrote:
From: TANG Tiancheng<tangtiancheng.ttc@alibaba-inc.com>

1.Address immediate value constraints in RISC-V Vector Extension 1.0 for
comparison instructions.

2.Extend comparison results from mask registers to SEW-width elements,
   following recommendations in The RISC-V SPEC Volume I (Version 20240411).

This aligns with TCG's cmp_vec behavior by expanding compare results to
full element width: all 1s for true, all 0s for false.

Expand cmp with cmpsel.

Signed-off-by: TANG Tiancheng<tangtiancheng.ttc@alibaba-inc.com>
Reviewed-by: Liu Zhiwei<zhiwei_liu@linux.alibaba.com>
---
  tcg/riscv/tcg-target-con-set.h |   2 +
  tcg/riscv/tcg-target-con-str.h |   2 +
  tcg/riscv/tcg-target.c.inc     | 251 +++++++++++++++++++++++++++------
  tcg/riscv/tcg-target.h         |   2 +-
  4 files changed, 209 insertions(+), 48 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]