[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL v2 44/47] bsd-user: Implement RISC-V signal trampoline setup funct
From: |
Alistair Francis |
Subject: |
[PULL v2 44/47] bsd-user: Implement RISC-V signal trampoline setup functions |
Date: |
Wed, 25 Sep 2024 08:17:45 +1000 |
From: Mark Corbin <mark@dibsco.co.uk>
Added functions for setting up the RISC-V signal trampoline and signal
frame:
'set_sigtramp_args()': Configures the RISC-V CPU state with arguments
for the signal handler. It sets up the registers with the signal
number,pointers to the signal info and user context, the signal handler
address, and the signal frame pointer.
'setup_sigframe_arch()': Initializes the signal frame with the current
machine context.This function copies the context from the CPU state to
the signal frame, preparing it for the signal handler.
Signed-off-by: Mark Corbin <mark@dibsco.co.uk>
Signed-off-by: Ajeet Singh <itachis@FreeBSD.org>
Signed-off-by: Warner Losh <imp@bsdimp.com>
Co-authored-by: Warner Losh <imp@bsdimp.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-ID: <20240916155119.14610-15-itachis@FreeBSD.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
bsd-user/riscv/signal.c | 63 +++++++++++++++++++++++++++++++++++++++++
1 file changed, 63 insertions(+)
create mode 100644 bsd-user/riscv/signal.c
diff --git a/bsd-user/riscv/signal.c b/bsd-user/riscv/signal.c
new file mode 100644
index 0000000000..2597fec2fd
--- /dev/null
+++ b/bsd-user/riscv/signal.c
@@ -0,0 +1,63 @@
+/*
+ * RISC-V signal definitions
+ *
+ * Copyright (c) 2019 Mark Corbin
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+#include "qemu/osdep.h"
+
+#include "qemu.h"
+
+/*
+ * Compare with sendsig() in riscv/riscv/exec_machdep.c
+ * Assumes that target stack frame memory is locked.
+ */
+abi_long
+set_sigtramp_args(CPURISCVState *regs, int sig, struct target_sigframe *frame,
+ abi_ulong frame_addr, struct target_sigaction *ka)
+{
+ /*
+ * Arguments to signal handler:
+ * a0 (10) = signal number
+ * a1 (11) = siginfo pointer
+ * a2 (12) = ucontext pointer
+ * pc = signal pointer handler
+ * sp (2) = sigframe pointer
+ * ra (1) = sigtramp at base of user stack
+ */
+
+ regs->gpr[xA0] = sig;
+ regs->gpr[xA1] = frame_addr +
+ offsetof(struct target_sigframe, sf_si);
+ regs->gpr[xA2] = frame_addr +
+ offsetof(struct target_sigframe, sf_uc);
+ regs->pc = ka->_sa_handler;
+ regs->gpr[xSP] = frame_addr;
+ regs->gpr[xRA] = TARGET_PS_STRINGS - TARGET_SZSIGCODE;
+ return 0;
+}
+
+/*
+ * Compare to riscv/riscv/exec_machdep.c sendsig()
+ * Assumes that the memory is locked if frame points to user memory.
+ */
+abi_long setup_sigframe_arch(CPURISCVState *env, abi_ulong frame_addr,
+ struct target_sigframe *frame, int flags)
+{
+ target_mcontext_t *mcp = &frame->sf_uc.uc_mcontext;
+
+ get_mcontext(env, mcp, flags);
+ return 0;
+}
--
2.46.1
- [PULL v2 36/47] bsd-user: Define RISC-V register structures and register copying, (continued)
- [PULL v2 36/47] bsd-user: Define RISC-V register structures and register copying, Alistair Francis, 2024/09/24
- [PULL v2 37/47] bsd-user: Add RISC-V signal trampoline setup function, Alistair Francis, 2024/09/24
- [PULL v2 38/47] bsd-user: Implement RISC-V sysarch system call emulation, Alistair Francis, 2024/09/24
- [PULL v2 34/47] bsd-user: Implement RISC-V TLS register setup, Alistair Francis, 2024/09/24
- [PULL v2 35/47] bsd-user: Add RISC-V ELF definitions and hardware capability detection, Alistair Francis, 2024/09/24
- [PULL v2 42/47] bsd-user: Add generic RISC-V64 target definitions, Alistair Francis, 2024/09/24
- [PULL v2 39/47] bsd-user: Add RISC-V thread setup and initialization support, Alistair Francis, 2024/09/24
- [PULL v2 40/47] bsd-user: Define RISC-V VM parameters and helper functions, Alistair Francis, 2024/09/24
- [PULL v2 41/47] bsd-user: Define RISC-V system call structures and constants, Alistair Francis, 2024/09/24
- [PULL v2 43/47] bsd-user: Define RISC-V signal handling structures and constants, Alistair Francis, 2024/09/24
- [PULL v2 44/47] bsd-user: Implement RISC-V signal trampoline setup functions,
Alistair Francis <=
- [PULL v2 45/47] bsd-user: Implement 'get_mcontext' for RISC-V, Alistair Francis, 2024/09/24
- [PULL v2 46/47] bsd-user: Implement set_mcontext and get_ucontext_sigreturn for RISCV, Alistair Francis, 2024/09/24
- [PULL v2 47/47] bsd-user: Add RISC-V 64-bit Target Configuration and Debug XML Files, Alistair Francis, 2024/09/24
- Re: [PULL v2 00/47] riscv-to-apply queue, Peter Maydell, 2024/09/28