[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 02/17] intel_iommu: Make pasid entry type check accurate
|
From: |
Jason Wang |
|
Subject: |
Re: [PATCH v3 02/17] intel_iommu: Make pasid entry type check accurate |
|
Date: |
Fri, 27 Sep 2024 08:13:54 +0800 |
On Wed, Sep 11, 2024 at 1:26 PM Zhenzhong Duan <zhenzhong.duan@intel.com> wrote:
>
> When guest configures Nested Translation(011b) or First-stage Translation only
> (001b), type check passed unaccurately.
>
> Fails the type check in those cases as their simulation isn't supported yet.
>
> Fixes: fb43cf739e1 ("intel_iommu: scalable mode emulation")
> Suggested-by: Yi Liu <yi.l.liu@intel.com>
> Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
> Reviewed-by: Clément Mathieu--Drif<clement.mathieu--drif@eviden.com>
> Reviewed-by: Yi Liu <yi.l.liu@intel.com>
> ---
Acked-by: Jason Wang <jasowang@redhat.com>
Thanks
- [PATCH v3 00/17] intel_iommu: Enable stage-1 translation for emulated device, Zhenzhong Duan, 2024/09/11
- [PATCH v3 01/17] intel_iommu: Use the latest fault reasons defined by spec, Zhenzhong Duan, 2024/09/11
- [PATCH v3 02/17] intel_iommu: Make pasid entry type check accurate, Zhenzhong Duan, 2024/09/11
- Re: [PATCH v3 02/17] intel_iommu: Make pasid entry type check accurate,
Jason Wang <=
- [PATCH v3 03/17] intel_iommu: Add a placeholder variable for scalable modern mode, Zhenzhong Duan, 2024/09/11
- [PATCH v3 04/17] intel_iommu: Flush stage-2 cache in PASID-selective PASID-based iotlb invalidation, Zhenzhong Duan, 2024/09/11
- [PATCH v3 05/17] intel_iommu: Rename slpte to pte, Zhenzhong Duan, 2024/09/11