qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 1/2] target/riscv: use RISCVException enum in exception helpe


From: Richard Henderson
Subject: Re: [PATCH 1/2] target/riscv: use RISCVException enum in exception helpers
Date: Thu, 19 Dec 2024 10:15:59 -0800
User-agent: Mozilla Thunderbird

On 12/19/24 09:46, Daniel Henrique Barboza wrote:
Do a cosmetic change in riscv_raise_exception() to change 'exception'
type from uint32_t to RISCVException, making it a bit clear that the
arg is directly correlated to the RISCVException enum.

As a side effect, change 'excp' type from int to RISCVException in
generate_exception() to guarantee that all callers of
riscv_raise_exception() will use the enum.

Signed-off-by: Daniel Henrique Barboza<dbarboza@ventanamicro.com>
---
  target/riscv/cpu.h       | 3 ++-
  target/riscv/op_helper.c | 3 ++-
  target/riscv/translate.c | 2 +-
  3 files changed, 5 insertions(+), 3 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]