Re: [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState

qemu-ppc

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState

From:	Alistair Francis
Subject:	Re: [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState
Date:	Mon, 16 Jan 2023 12:48:30 +1000

On Sat, Jan 14, 2023 at 6:04 AM Philippe Mathieu-Daudé
<philmd@linaro.org> wrote:
>
> OBJECT_DECLARE_SIMPLE_TYPE() macro provides the OrIRQState
> declaration for free. Besides, the QOM code style is to use
> the structure name as typedef, and QEMU style is to use Camel
> Case, so rename qemu_or_irq as OrIRQState.
>
> Mechanical change using:
>
>   $ sed -i -e 's/qemu_or_irq/OrIRQState/g' $(git grep -l qemu_or_irq)
>
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  hw/arm/exynos4210.c                  |  4 ++--
>  hw/arm/mps2-tz.c                     |  2 +-
>  hw/core/or-irq.c                     | 18 +++++++++---------
>  hw/pci-host/raven.c                  |  2 +-
>  include/hw/arm/armsse.h              |  6 +++---
>  include/hw/arm/bcm2835_peripherals.h |  2 +-
>  include/hw/arm/exynos4210.h          |  4 ++--
>  include/hw/arm/stm32f205_soc.h       |  2 +-
>  include/hw/arm/stm32f405_soc.h       |  2 +-
>  include/hw/arm/xlnx-versal.h         |  6 +++---
>  include/hw/arm/xlnx-zynqmp.h         |  2 +-
>  include/hw/or-irq.h                  |  2 --
>  12 files changed, 25 insertions(+), 27 deletions(-)
>
> diff --git a/hw/arm/exynos4210.c b/hw/arm/exynos4210.c
> index 8dafa2215b..6f2dda13f6 100644
> --- a/hw/arm/exynos4210.c
> +++ b/hw/arm/exynos4210.c
> @@ -507,7 +507,7 @@ static uint64_t exynos4210_calc_affinity(int cpu)
>      return (0x9 << ARM_AFF1_SHIFT) | cpu;
>  }
>
> -static DeviceState *pl330_create(uint32_t base, qemu_or_irq *orgate,
> +static DeviceState *pl330_create(uint32_t base, OrIRQState *orgate,
>                                   qemu_irq irq, int nreq, int nevents, int 
> width)
>  {
>      SysBusDevice *busdev;
> @@ -806,7 +806,7 @@ static void exynos4210_init(Object *obj)
>
>      for (i = 0; i < ARRAY_SIZE(s->pl330_irq_orgate); i++) {
>          char *name = g_strdup_printf("pl330-irq-orgate%d", i);
> -        qemu_or_irq *orgate = &s->pl330_irq_orgate[i];
> +        OrIRQState *orgate = &s->pl330_irq_orgate[i];
>
>          object_initialize_child(obj, name, orgate, TYPE_OR_IRQ);
>          g_free(name);
> diff --git a/hw/arm/mps2-tz.c b/hw/arm/mps2-tz.c
> index 284c09c91d..07aecd9497 100644
> --- a/hw/arm/mps2-tz.c
> +++ b/hw/arm/mps2-tz.c
> @@ -152,7 +152,7 @@ struct MPS2TZMachineState {
>      TZMSC msc[4];
>      CMSDKAPBUART uart[6];
>      SplitIRQ sec_resp_splitter;
> -    qemu_or_irq uart_irq_orgate;
> +    OrIRQState uart_irq_orgate;
>      DeviceState *lan9118;
>      SplitIRQ cpu_irq_splitter[MPS2TZ_NUMIRQ_MAX];
>      Clock *sysclk;
> diff --git a/hw/core/or-irq.c b/hw/core/or-irq.c
> index d8f3754e96..1df4bc05a7 100644
> --- a/hw/core/or-irq.c
> +++ b/hw/core/or-irq.c
> @@ -31,7 +31,7 @@
>
>  static void or_irq_handler(void *opaque, int n, int level)
>  {
> -    qemu_or_irq *s = OR_IRQ(opaque);
> +    OrIRQState *s = OR_IRQ(opaque);
>      int or_level = 0;
>      int i;
>
> @@ -46,7 +46,7 @@ static void or_irq_handler(void *opaque, int n, int level)
>
>  static void or_irq_reset(DeviceState *dev)
>  {
> -    qemu_or_irq *s = OR_IRQ(dev);
> +    OrIRQState *s = OR_IRQ(dev);
>      int i;
>
>      for (i = 0; i < MAX_OR_LINES; i++) {
> @@ -56,7 +56,7 @@ static void or_irq_reset(DeviceState *dev)
>
>  static void or_irq_realize(DeviceState *dev, Error **errp)
>  {
> -    qemu_or_irq *s = OR_IRQ(dev);
> +    OrIRQState *s = OR_IRQ(dev);
>
>      assert(s->num_lines <= MAX_OR_LINES);
>
> @@ -65,7 +65,7 @@ static void or_irq_realize(DeviceState *dev, Error **errp)
>
>  static void or_irq_init(Object *obj)
>  {
> -    qemu_or_irq *s = OR_IRQ(obj);
> +    OrIRQState *s = OR_IRQ(obj);
>
>      qdev_init_gpio_out(DEVICE(obj), &s->out_irq, 1);
>  }
> @@ -84,7 +84,7 @@ static void or_irq_init(Object *obj)
>
>  static bool vmstate_extras_needed(void *opaque)
>  {
> -    qemu_or_irq *s = OR_IRQ(opaque);
> +    OrIRQState *s = OR_IRQ(opaque);
>
>      return s->num_lines >= OLD_MAX_OR_LINES;
>  }
> @@ -95,7 +95,7 @@ static const VMStateDescription vmstate_or_irq_extras = {
>      .minimum_version_id = 1,
>      .needed = vmstate_extras_needed,
>      .fields = (VMStateField[]) {
> -        VMSTATE_VARRAY_UINT16_UNSAFE(levels, qemu_or_irq, num_lines, 0,
> +        VMSTATE_VARRAY_UINT16_UNSAFE(levels, OrIRQState, num_lines, 0,
>                                       vmstate_info_bool, bool),
>          VMSTATE_END_OF_LIST(),
>      },
> @@ -106,7 +106,7 @@ static const VMStateDescription vmstate_or_irq = {
>      .version_id = 1,
>      .minimum_version_id = 1,
>      .fields = (VMStateField[]) {
> -        VMSTATE_BOOL_SUB_ARRAY(levels, qemu_or_irq, 0, OLD_MAX_OR_LINES),
> +        VMSTATE_BOOL_SUB_ARRAY(levels, OrIRQState, 0, OLD_MAX_OR_LINES),
>          VMSTATE_END_OF_LIST(),
>      },
>      .subsections = (const VMStateDescription*[]) {
> @@ -116,7 +116,7 @@ static const VMStateDescription vmstate_or_irq = {
>  };
>
>  static Property or_irq_properties[] = {
> -    DEFINE_PROP_UINT16("num-lines", qemu_or_irq, num_lines, 1),
> +    DEFINE_PROP_UINT16("num-lines", OrIRQState, num_lines, 1),
>      DEFINE_PROP_END_OF_LIST(),
>  };
>
> @@ -136,7 +136,7 @@ static void or_irq_class_init(ObjectClass *klass, void 
> *data)
>  static const TypeInfo or_irq_type_info = {
>     .name = TYPE_OR_IRQ,
>     .parent = TYPE_DEVICE,
> -   .instance_size = sizeof(qemu_or_irq),
> +   .instance_size = sizeof(OrIRQState),
>     .instance_init = or_irq_init,
>     .class_init = or_irq_class_init,
>  };
> diff --git a/hw/pci-host/raven.c b/hw/pci-host/raven.c
> index 2c96ddf8fe..5e0a5b9303 100644
> --- a/hw/pci-host/raven.c
> +++ b/hw/pci-host/raven.c
> @@ -60,7 +60,7 @@ DECLARE_INSTANCE_CHECKER(PREPPCIState, 
> RAVEN_PCI_HOST_BRIDGE,
>  struct PRePPCIState {
>      PCIHostState parent_obj;
>
> -    qemu_or_irq *or_irq;
> +    OrIRQState *or_irq;
>      qemu_irq pci_irqs[PCI_NUM_PINS];
>      PCIBus pci_bus;
>      AddressSpace pci_io_as;
> diff --git a/include/hw/arm/armsse.h b/include/hw/arm/armsse.h
> index 9648e7a419..cd0931d0a0 100644
> --- a/include/hw/arm/armsse.h
> +++ b/include/hw/arm/armsse.h
> @@ -155,12 +155,12 @@ struct ARMSSE {
>      TZPPC apb_ppc[NUM_INTERNAL_PPCS];
>      TZMPC mpc[IOTS_NUM_MPC];
>      CMSDKAPBTimer timer[3];
> -    qemu_or_irq ppc_irq_orgate;
> +    OrIRQState ppc_irq_orgate;
>      SplitIRQ sec_resp_splitter;
>      SplitIRQ ppc_irq_splitter[NUM_PPCS];
>      SplitIRQ mpc_irq_splitter[IOTS_NUM_EXP_MPC + IOTS_NUM_MPC];
> -    qemu_or_irq mpc_irq_orgate;
> -    qemu_or_irq nmi_orgate;
> +    OrIRQState mpc_irq_orgate;
> +    OrIRQState nmi_orgate;
>
>      SplitIRQ cpu_irq_splitter[NUM_SSE_IRQS];
>
> diff --git a/include/hw/arm/bcm2835_peripherals.h 
> b/include/hw/arm/bcm2835_peripherals.h
> index c9d25d493e..d724a2fc28 100644
> --- a/include/hw/arm/bcm2835_peripherals.h
> +++ b/include/hw/arm/bcm2835_peripherals.h
> @@ -56,7 +56,7 @@ struct BCM2835PeripheralState {
>      BCM2835AuxState aux;
>      BCM2835FBState fb;
>      BCM2835DMAState dma;
> -    qemu_or_irq orgated_dma_irq;
> +    OrIRQState orgated_dma_irq;
>      BCM2835ICState ic;
>      BCM2835PropertyState property;
>      BCM2835RngState rng;
> diff --git a/include/hw/arm/exynos4210.h b/include/hw/arm/exynos4210.h
> index 97353f1c02..68db19f0cb 100644
> --- a/include/hw/arm/exynos4210.h
> +++ b/include/hw/arm/exynos4210.h
> @@ -96,8 +96,8 @@ struct Exynos4210State {
>      MemoryRegion boot_secondary;
>      MemoryRegion bootreg_mem;
>      I2CBus *i2c_if[EXYNOS4210_I2C_NUMBER];
> -    qemu_or_irq pl330_irq_orgate[EXYNOS4210_NUM_DMA];
> -    qemu_or_irq cpu_irq_orgate[EXYNOS4210_NCPUS];
> +    OrIRQState pl330_irq_orgate[EXYNOS4210_NUM_DMA];
> +    OrIRQState cpu_irq_orgate[EXYNOS4210_NCPUS];
>      A9MPPrivState a9mpcore;
>      Exynos4210GicState ext_gic;
>      Exynos4210CombinerState int_combiner;
> diff --git a/include/hw/arm/stm32f205_soc.h b/include/hw/arm/stm32f205_soc.h
> index 849d3ed889..5a4f776264 100644
> --- a/include/hw/arm/stm32f205_soc.h
> +++ b/include/hw/arm/stm32f205_soc.h
> @@ -63,7 +63,7 @@ struct STM32F205State {
>      STM32F2XXADCState adc[STM_NUM_ADCS];
>      STM32F2XXSPIState spi[STM_NUM_SPIS];
>
> -    qemu_or_irq *adc_irqs;
> +    OrIRQState *adc_irqs;
>
>      MemoryRegion sram;
>      MemoryRegion flash;
> diff --git a/include/hw/arm/stm32f405_soc.h b/include/hw/arm/stm32f405_soc.h
> index 249ab5434e..c968ce3ab2 100644
> --- a/include/hw/arm/stm32f405_soc.h
> +++ b/include/hw/arm/stm32f405_soc.h
> @@ -63,7 +63,7 @@ struct STM32F405State {
>      STM32F4xxExtiState exti;
>      STM32F2XXUsartState usart[STM_NUM_USARTS];
>      STM32F2XXTimerState timer[STM_NUM_TIMERS];
> -    qemu_or_irq adc_irqs;
> +    OrIRQState adc_irqs;
>      STM32F2XXADCState adc[STM_NUM_ADCS];
>      STM32F2XXSPIState spi[STM_NUM_SPIS];
>
> diff --git a/include/hw/arm/xlnx-versal.h b/include/hw/arm/xlnx-versal.h
> index cbe8a19c10..b6786e9832 100644
> --- a/include/hw/arm/xlnx-versal.h
> +++ b/include/hw/arm/xlnx-versal.h
> @@ -85,7 +85,7 @@ struct Versal {
>          } rpu;
>
>          struct {
> -            qemu_or_irq irq_orgate;
> +            OrIRQState irq_orgate;
>              XlnxXramCtrl ctrl[XLNX_VERSAL_NR_XRAM];
>          } xram;
>
> @@ -103,7 +103,7 @@ struct Versal {
>                  XlnxCSUDMA dma_src;
>                  XlnxCSUDMA dma_dst;
>                  MemoryRegion linear_mr;
> -                qemu_or_irq irq_orgate;
> +                OrIRQState irq_orgate;
>              } ospi;
>          } iou;
>
> @@ -113,7 +113,7 @@ struct Versal {
>          XlnxVersalEFuseCtrl efuse_ctrl;
>          XlnxVersalEFuseCache efuse_cache;
>
> -        qemu_or_irq apb_irq_orgate;
> +        OrIRQState apb_irq_orgate;
>      } pmc;
>
>      struct {
> diff --git a/include/hw/arm/xlnx-zynqmp.h b/include/hw/arm/xlnx-zynqmp.h
> index 20bdf894aa..687c75e3b0 100644
> --- a/include/hw/arm/xlnx-zynqmp.h
> +++ b/include/hw/arm/xlnx-zynqmp.h
> @@ -130,7 +130,7 @@ struct XlnxZynqMPState {
>      XlnxZDMA gdma[XLNX_ZYNQMP_NUM_GDMA_CH];
>      XlnxZDMA adma[XLNX_ZYNQMP_NUM_ADMA_CH];
>      XlnxCSUDMA qspi_dma;
> -    qemu_or_irq qspi_irq_orgate;
> +    OrIRQState qspi_irq_orgate;
>      XlnxZynqMPAPUCtrl apu_ctrl;
>      XlnxZynqMPCRF crf;
>      CadenceTTCState ttc[XLNX_ZYNQMP_NUM_TTC];
> diff --git a/include/hw/or-irq.h b/include/hw/or-irq.h
> index 131abc2e0c..c0a42f3711 100644
> --- a/include/hw/or-irq.h
> +++ b/include/hw/or-irq.h
> @@ -35,8 +35,6 @@
>   */
>  #define MAX_OR_LINES      48
>
> -typedef struct OrIRQState qemu_or_irq;
> -
>  OBJECT_DECLARE_SIMPLE_TYPE(OrIRQState, OR_IRQ)
>
>  struct OrIRQState {
> --
> 2.38.1
>
>

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH 0/4] hw: QOM housekeeping around IOTHREAD / IRQ types, Philippe Mathieu-Daudé, 2023/01/13
- [PATCH 1/4] iothread: Remove unused IOThreadClass / IOTHREAD_CLASS, Philippe Mathieu-Daudé, 2023/01/13
  - Re: [PATCH 1/4] iothread: Remove unused IOThreadClass / IOTHREAD_CLASS, Alistair Francis, 2023/01/15
- [PATCH 2/4] hw/irq: Declare QOM macros using OBJECT_DECLARE_SIMPLE_TYPE(), Philippe Mathieu-Daudé, 2023/01/13
  - Re: [PATCH 2/4] hw/irq: Declare QOM macros using OBJECT_DECLARE_SIMPLE_TYPE(), Alistair Francis, 2023/01/15
- [PATCH 3/4] hw/or-irq: Declare QOM macros using OBJECT_DECLARE_SIMPLE_TYPE(), Philippe Mathieu-Daudé, 2023/01/13
  - Re: [PATCH 3/4] hw/or-irq: Declare QOM macros using OBJECT_DECLARE_SIMPLE_TYPE(), Alistair Francis, 2023/01/15
- [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState, Philippe Mathieu-Daudé, 2023/01/13
  - Re: [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState, Alistair Francis <=
- Re: [PATCH 0/4] hw: QOM housekeeping around IOTHREAD / IRQ types, Stefan Hajnoczi, 2023/01/17

Prev by Date: Re: [PATCH 3/4] hw/or-irq: Declare QOM macros using OBJECT_DECLARE_SIMPLE_TYPE()
Next by Date: Re: [PATCH v2 00/13] Introduce igb
Previous by thread: [PATCH 4/4] hw: Replace qemu_or_irq typedef by OrIRQState
Next by thread: Re: [PATCH 0/4] hw: QOM housekeeping around IOTHREAD / IRQ types
Index(es):
- Date
- Thread