[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-riscv] [PATCH 0/5 v2] RISC-V: Add gdb xml files and gdbstub suppor
From: |
Jim Wilson |
Subject: |
[Qemu-riscv] [PATCH 0/5 v2] RISC-V: Add gdb xml files and gdbstub support. |
Date: |
Fri, 28 Dec 2018 14:05:57 -0800 |
This is the second version of the patch set. I haven't gotten any bug
reports for the patches in the several weeks that they have been
available, and no review yet, so the only significant difference from
the first version is that I ran them through checkpatch to fix style
issues, and I sent them to the right mailing list this time.
With these patches, I can run system qemu with -s -S, connect to it
with gdb, and then print any integer, FP, or CSR register. This
support is currently broken.
The first two patches in the series are just dropping in xml files
from gdb unchanged, with configure support to point at them. The next
two patches are the inconvenient stuff. The gdb CSR files are in
documentation order not numerical order, so I need an array to map the
gdb numbers to the actual hardware numbers. The gdb files should
probably be improved, but I don't know when that will happen. That is
the third patch. The fourth patch is to disable all of the illegal
instruction checks when accessing CSRs from the debugger, as it needs
to be able to access them without traps. The last patch adds the
gdbstub support to use the new xml files which is pretty simple,
though there is an unanswered question in there about what to do with
the FP registers. Should we try to configure them based on the
target? Right now I just always enable them which is the simple
solution. I'm not sure if enabling them based on the target will even
work with gdb or not.
Jim
- [Qemu-riscv] [PATCH 0/5 v2] RISC-V: Add gdb xml files and gdbstub support.,
Jim Wilson <=
- [Qemu-riscv] [PATCH 5/5 v2] RISC-V: Add hooks to use the gdb xml files., Jim Wilson, 2018/12/28
- [Qemu-riscv] [PATCH 4/5 v2] RISC-V: Add debug support for accessing CSRs., Jim Wilson, 2018/12/28
- [Qemu-riscv] [PATCH 3/5 v2] RISC-V: Map gdb CSR reg numbers to hw reg numbers., Jim Wilson, 2018/12/28
- [Qemu-riscv] [PATCH 2/5 v2] RISC-V: Add 64-bit gdb xml files., Jim Wilson, 2018/12/28
- [Qemu-riscv] [PATCH 1/5 v2] RISC-V: Add 32-bit gdb xml files., Jim Wilson, 2018/12/28