qemu-riscv (date)

Archives are refreshed every 30 minutes - for details, please visit the main index.
You can also download the archives in mbox format.

qemu-riscv (date)

[Thread Index][Top][All Lists][qemu-riscv info page]

[Prev Period]

Last Modified: Tue Apr 30 2019 21:02:06 -0400
Messages in reverse chronological order

[Next Period]

April 30, 2019
- Re: [Qemu-riscv] [PATCH for-4.1 4/8] target/riscv: Merge argument decode for RVC shifti, Palmer Dabbelt, 21:02
- Re: [Qemu-riscv] [PATCH for-4.1 0/8] target/riscv: decodetree improvments, Palmer Dabbelt, 21:02
- [Qemu-riscv] [PATCH for 4.1 v2] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Jonathan Behrens, 13:36
April 25, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Jonathan Behrens, 21:02
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Palmer Dabbelt, 17:44
- Re: [Qemu-riscv] [PATCH] target/riscv: Remove unused include of riscv_htif.h for virt board, Palmer Dabbelt, 15:01
- Re: [Qemu-riscv] [PATCH for-4.1 4/8] target/riscv: Merge argument decode for RVC shifti, Richard Henderson, 12:50
- Re: [Qemu-riscv] [PATCH for-4.1 0/8] target/riscv: decodetree improvments, Richard Henderson, 12:24
- Re: [Qemu-riscv] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Richard Henderson, 12:15
- Re: [Qemu-riscv] [PATCH for-4.1 8/8] target/riscv: Remove spaces from register names, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 0/8] target/riscv: decodetree improvments, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 7/8] target/riscv: Split gen_arith_imm into functional and temp, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 6/8] target/riscv: Split RVC32 and RVC64 insns into separate files, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 5/8] target/riscv: Use pattern groups in insn16.decode, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 4/8] target/riscv: Merge argument decode for RVC shifti, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Palmer Dabbelt, 12:04
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 1/8] target/riscv: Name the argument sets for all of insn32 formats, Aleksandar Markovic, 02:57
- Re: [Qemu-riscv] [PATCH for-4.1 1/8] target/riscv: Name the argument sets for all of insn32 formats, Richard Henderson, 01:17
April 24, 2019
- Re: [Qemu-riscv] [PATCH for-4.1 2/8] target/riscv: Use --static-decode for decodetree, Palmer Dabbelt, 23:31
- Re: [Qemu-riscv] [PATCH for-4.1 1/8] target/riscv: Name the argument sets for all of insn32 formats, Palmer Dabbelt, 23:31
April 19, 2019
- [Qemu-riscv] [PATCH v1 8/8] target/riscv: Add the HGATP register masks, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 7/8] target/riscv: Add the HSTATUS register masks, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 6/8] target/riscv: Add Hypervisor CSR macros, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 4/8] target/riscv: Add the MPV and MTL mstatus bits, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 5/8] target/riscv: Allow setting mstatus virtulisation bits, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 3/8] target/riscv: Improve the scause logic, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 2/8] target/riscv: Trigger interrupt on MIP update asynchronously, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 1/8] target/riscv: Mark privilege level 2 as reserved, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 0/8] RISC-V: Add some prep patches for the Hypervisor, Alistair Francis, 22:27
- [Qemu-riscv] [PATCH v1 6/6] riscv: spike: Add a generic spike machine, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 0/6] RISC-V: Add properties to the CPUs, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 1/6] linux-user/riscv: Add the CPU type as a comment, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 2/6] riscv: virt: Allow specifying a CPU via commandline, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 3/6] target/riscv: Create settable CPU properties, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 5/6] target/riscv: Deprecate the generic no MMU CPUs, Alistair Francis, 22:24
- [Qemu-riscv] [PATCH v1 4/6] target/riscv: Add a base 32 and 64 bit CPU, Alistair Francis, 22:24
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Alistair Francis, 19:06
- Re: [Qemu-riscv] [Qemu-devel] [PATCH 2/7] riscv: Don't split CPU model string, Alistair Francis, 17:00
- Re: [Qemu-riscv] [Qemu-devel] [PATCH 6/7] cpu: Set class name format for some architectures, Alistair Francis, 17:00
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 16:56
- [Qemu-riscv] [PATCH 6/7] cpu: Set class name format for some architectures, Eduardo Habkost, 02:15
- [Qemu-riscv] [PATCH 2/7] riscv: Don't split CPU model string, Eduardo Habkost, 02:14
April 17, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Richard Henderson, 00:26
April 16, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Thomas Huth, 15:43
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Richard Henderson, 13:32
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Richard Henderson, 13:23
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Daniel P . Berrangé, 09:24
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Igor Mammedov, 08:19
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 3/8] target/riscv: Merge argument sets for insn32 and insn16, Bastian Koppelmann, 08:03
April 15, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Jonathan Behrens, 20:46
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Alistair Francis, 20:23
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 19:58
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Igor Mammedov, 04:38
April 12, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Palmer Dabbelt, 17:48
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Alistair Francis, 17:25
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 17:21
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Jonathan Behrens, 17:15
- [Qemu-riscv] [PATCH] target/riscv: Expose time CSRs when allowed by [m|s]counteren, Jonathan Behrens, 15:04
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Igor Mammedov, 04:39
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Igor Mammedov, 04:36
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Ian Campbell, 03:47
April 11, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 16:44
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Alistair Francis, 16:38
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Alistair Francis, 16:36
- Re: [Qemu-riscv] [Qemu-devel] [PATCH v2] target/riscv: Remove unused include of riscv_htif.h for virt board riscv, Alistair Francis, 13:42
- [Qemu-riscv] [PATCH v2] target/riscv: Remove unused include of riscv_htif.h for virt board riscv, Jonathan Behrens, 11:09
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Igor Mammedov, 09:04
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 4/6] riscv: virt: Allow specifying a CPU via commandline, Igor Mammedov, 09:04
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Igor Mammedov, 09:04
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Peter Maydell, 08:18
April 10, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Remove unused include of riscv_htif.h for virt board, Alistair Francis, 19:21
- [Qemu-riscv] [PATCH for 4.1 v3 0/6] RISC-V: Allow specifying CPU ISA via command line, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 5/6] target/riscv: Remove the generic no MMU CPUs, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 4/6] riscv: virt: Allow specifying a CPU via commandline, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 1/6] linux-user/riscv: Add the CPU type as a comment, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 3/6] target/riscv: Create settable CPU properties, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH for 4.1 v3 6/6] riscv: Add a generic spike machine, Alistair Francis, 19:19
- [Qemu-riscv] [PATCH] target/riscv: Remove unused include of riscv_htif.h for virt board, Jonathan Behrens, 12:29
April 09, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v2 2/6] target/riscv: Fall back to generating a RISC-V CPU, Alistair Francis, 13:18
April 05, 2019
- Re: [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, v2, Peter Maydell, 02:14
- [Qemu-riscv] How can I get the framebuffer's address of qemu-riscv, ??????, 01:55
April 04, 2019
- [Qemu-riscv] [PULL 2/2] riscv: plic: Log guest errors, Palmer Dabbelt, 20:39
- [Qemu-riscv] [PULL 1/2] riscv: plic: Fix incorrect irq calculation, Palmer Dabbelt, 20:39
- [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, v2, Palmer Dabbelt, 20:39
- Re: [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, Palmer Dabbelt, 19:29
- [Qemu-riscv] [PATCH for 4.0 v3 1/2] riscv: plic: Fix incorrect irq calculation, Alistair Francis, 14:24
- [Qemu-riscv] [PATCH for 4.0 v3 2/2] riscv: plic: Log guest errors, Alistair Francis, 14:24
- [Qemu-riscv] [PATCH for 4.0 v3 0/2] Update the QEMU PLIC addresses, Alistair Francis, 14:24
- Re: [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, Alistair Francis, 14:23
- [Qemu-riscv] How can I get the framebuffer's address of qemu-riscv, ??????, 08:56
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for 4.1 v2 2/6] target/riscv: Fall back to generating a RISC-V CPU, Ian Campbell, 08:56
- Re: [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, Peter Maydell, 04:45
April 03, 2019
- [Qemu-riscv] [PULL 2/2] riscv: plic: Log guest errors, Palmer Dabbelt, 21:01
- Re: [Qemu-riscv] [PATCH for 4.0 v2 0/2] Update the QEMU PLIC addresses, Palmer Dabbelt, 21:01
- [Qemu-riscv] [PULL 1/2] riscv: plic: Fix incorrect irq calculation, Palmer Dabbelt, 21:01
- [Qemu-riscv] [PULL] RISC-V Patches for 4.0-rc3, Palmer Dabbelt, 21:01
- Re: [Qemu-riscv] [PATCH for 4.0 v2 0/2] Update the QEMU PLIC addresses, Alistair Francis, 19:49
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 2/8] target/riscv: Use --static-decode for decodetree, Alistair Francis, 19:31
- Re: [Qemu-riscv] [Qemu-devel] [PATCH for-4.1 1/8] target/riscv: Name the argument sets for all of insn32 formats, Alistair Francis, 19:29
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Alistair Francis, 19:12
- Re: [Qemu-riscv] [Qemu-devel] [PATCH 16/26] target/riscv: Convert to CPUClass::tlb_fill, Alistair Francis, 19:09
April 02, 2019
- [Qemu-riscv] [PATCH 16/26] target/riscv: Convert to CPUClass::tlb_fill, Richard Henderson, 23:44
April 01, 2019
- Re: [Qemu-riscv] [Qemu-devel] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Richard Henderson, 20:25
- [Qemu-riscv] [PATCH] target/riscv: Do not allow sfence.vma from user mode, Jonathan Behrens, 15:12

[Prev Period]

[Next Period]

Mail converted by MHonArc