[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v10 0/9] support subsets of virtual memory extension
From: |
Weiwei Li |
Subject: |
[PATCH v10 0/9] support subsets of virtual memory extension |
Date: |
Wed, 11 Jan 2023 18:39:27 +0800 |
This patchset implements RISC-V Zc* extension v1.0.0.RC5.7 version instructions.
Specification:
https://github.com/riscv/riscv-code-size-reduction/tree/main/Zc-specification
The port is available here:
https://github.com/plctlab/plct-qemu/tree/plct-zce-upstream-v9
To test Zc* implementation, specify cpu argument with
'x-zca=true,x-zcb=true,x-zcf=true,f=true" and "x-zcd=true,d=true" (or
"x-zcmp=true,x-zcmt=true" with c or d=false) to enable Zca/Zcb/Zcf and Zcd(or
Zcmp,Zcmt) extensions support.
This implementation can pass the basic zc tests from
https://github.com/yulong-plct/zc-test
v10:
* rebase on Daniel's series(riscv-to-apply.next) and adjust riscv-tests to test
on sifive related CPUs
v9:
* rebase on riscv-to-apply.next
v8:
* improve disas support in Patch 9
v7:
* Fix description for Zca
v6:
* fix base address for jump table in Patch 7
* rebase on riscv-to-apply.next
v5:
* fix exception unwind problem for cpu_ld*_code in helper of cm_jalt
v4:
* improve Zcmp suggested by Richard
* fix stateen related check for Zcmt
v3:
* update the solution for Zcf to the way of Zcd
* update Zcb to reuse gen_load/store
* use trans function instead of helper for push/pop
v2:
* add check for relationship between Zca/Zcf/Zcd with C/F/D based on related
discussion in review of Zc* spec
* separate c.fld{sp}/fsd{sp} with fld{sp}/fsd{sp} before support of zcmp/zcmt
Weiwei Li (9):
target/riscv: add cfg properties for Zc* extension
target/riscv: add support for Zca extension
target/riscv: add support for Zcf extension
target/riscv: add support for Zcd extension
target/riscv: add support for Zcb extension
target/riscv: add support for Zcmp extension
target/riscv: add support for Zcmt extension
target/riscv: expose properties for Zc* extension
disas/riscv.c: add disasm support for Zc*
disas/riscv.c | 228 +++++++++++++++-
target/riscv/cpu.c | 56 ++++
target/riscv/cpu.h | 10 +
target/riscv/cpu_bits.h | 7 +
target/riscv/csr.c | 38 ++-
target/riscv/helper.h | 3 +
target/riscv/insn16.decode | 63 ++++-
target/riscv/insn_trans/trans_rvd.c.inc | 18 ++
target/riscv/insn_trans/trans_rvf.c.inc | 18 ++
target/riscv/insn_trans/trans_rvi.c.inc | 4 +-
target/riscv/insn_trans/trans_rvzce.c.inc | 313 ++++++++++++++++++++++
target/riscv/machine.c | 19 ++
target/riscv/meson.build | 3 +-
target/riscv/translate.c | 15 +-
target/riscv/zce_helper.c | 55 ++++
15 files changed, 834 insertions(+), 16 deletions(-)
create mode 100644 target/riscv/insn_trans/trans_rvzce.c.inc
create mode 100644 target/riscv/zce_helper.c
--
2.25.1
- [PATCH v10 0/9] support subsets of virtual memory extension,
Weiwei Li <=
- [PATCH v10 1/9] target/riscv: add cfg properties for Zc* extension, Weiwei Li, 2023/01/11
- [PATCH v10 5/9] target/riscv: add support for Zcb extension, Weiwei Li, 2023/01/11
- [PATCH v10 3/9] target/riscv: add support for Zcf extension, Weiwei Li, 2023/01/11
- [PATCH v10 9/9] disas/riscv.c: add disasm support for Zc*, Weiwei Li, 2023/01/11
- [PATCH v10 2/9] target/riscv: add support for Zca extension, Weiwei Li, 2023/01/11
- [PATCH v10 6/9] target/riscv: add support for Zcmp extension, Weiwei Li, 2023/01/11
- [PATCH v10 7/9] target/riscv: add support for Zcmt extension, Weiwei Li, 2023/01/11
- [PATCH v10 4/9] target/riscv: add support for Zcd extension, Weiwei Li, 2023/01/11
- [PATCH v10 8/9] target/riscv: expose properties for Zc* extension, Weiwei Li, 2023/01/11