[avr-chat] Need critical section; how to implement semaphore without disabling interrupt

[Jörgen Birkler]

Is there a way to implement a semaphore without disabling the interrupt?

Recall that some CPU (HC11?) have some exchange instruction that read and 
write to to a memory location in one atomonous instruction.

/J