[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] d4d230: xilinx_axienet: Implement R_IS behavi
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] d4d230: xilinx_axienet: Implement R_IS behaviour |
Date: |
Wed, 05 Dec 2012 01:00:10 -0800 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: d4d230da08918183929c7d6cb54824b391536904
https://github.com/qemu/qemu/commit/d4d230da08918183929c7d6cb54824b391536904
Author: Peter Crosthwaite <address@hidden>
Date: 2012-12-05 (Wed, 05 Dec 2012)
Changed paths:
M hw/xilinx_axienet.c
Log Message:
-----------
xilinx_axienet: Implement R_IS behaviour
The interrupt status register R_IS is the standard clear-on-write behaviour.
This was unimplemented and defaulting to updating the register to the written
value. Implemented clear-on-write.
Reported-by: Jason Wu <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Signed-off-by: Edgar E. Iglesias <address@hidden>
Commit: 859cc10d23e619153670fc58683373fa24d25b68
https://github.com/qemu/qemu/commit/859cc10d23e619153670fc58683373fa24d25b68
Author: Peter Crosthwaite <address@hidden>
Date: 2012-12-05 (Wed, 05 Dec 2012)
Changed paths:
M hw/xilinx_uartlite.c
Log Message:
-----------
xilinx_uartlite: suppress "cannot receive message"
This message is not an error condition, its just informing the user that
the device is corking the uart traffic to not drop characters.
Reported-by: Jason Wu <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Signed-off-by: Edgar E. Iglesias <address@hidden>
Commit: 80625b97b52836b944a6438e8e3e9d992e6a00b6
https://github.com/qemu/qemu/commit/80625b97b52836b944a6438e8e3e9d992e6a00b6
Author: Peter Crosthwaite <address@hidden>
Date: 2012-12-05 (Wed, 05 Dec 2012)
Changed paths:
M hw/xilinx_uartlite.c
Log Message:
-----------
xilinx_uartlite: Accept input after rx FIFO pop
The device return false from the can receive function when the FIFO is
full. This mean the device should check for buffered input whenever a byte is
popped from the FIFO.
Reported-by: Jason Wu <address@hidden>
Signed-off-by: Peter Crosthwaite <address@hidden>
Signed-off-by: Edgar E. Iglesias <address@hidden>
Compare: https://github.com/qemu/qemu/compare/16c6c80ac3a7...80625b97b528
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] d4d230: xilinx_axienet: Implement R_IS behaviour,
GitHub <=