[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH 00/23] target-m68k: prepare to introduce 680x0 instr
From: |
Laurent Vivier |
Subject: |
[Qemu-devel] [PATCH 00/23] target-m68k: prepare to introduce 680x0 instruction set |
Date: |
Tue, 25 Oct 2016 16:49:58 +0200 |
As I'm not able to manage too large series,
this series is a subset of the series I sent in May:
https://lists.gnu.org/archive/html/qemu-devel/2016-05/msg00501.html
It doesn't introduce any new instructions but:
- introduce the new processors feature flags
- introduce new flags management as proposed by Richard
I've checked it doesn't break coldfire support:
http://wiki.qemu.org/download/coldfire-test-0.1.tar.bz2
but it can't boot a 680x0 processor kernel.
I've fixed some style issues reported by checkpatch.pl and merged
some of the patches cleaning up flags (as suggested by Richard).
John Paul Adrian Glaubitz (1):
target-m68k: Build the opcode table only once to avoid multithreading
issues
Laurent Vivier (13):
target-m68k: fix DEBUG_DISPATCH
target-m68k: define m680x0 CPUs and features
target-m68k: manage scaled index
target-m68k: introduce read_imXX() functions
target-m68k: set disassembler mode to 680x0 or coldfire
target-m68k: define operand sizes
target-m68k: set PAGE_BITS to 12 for m68k
target-m68k: REG() macro cleanup
target-m68k: allow to update flags with operation on words and bytes
target-m68k: remove m68k_cpu_exec_enter() and m68k_cpu_exec_exit()
target-m68k: update move to/from ccr/sr
target-m68k: don't update cc_dest in helpers
target-m68k: update CPU flags management
Richard Henderson (9):
target-m68k: Replace helper_xflag_lt with setcond
target-m68k: Print flags properly
target-m68k: Some fixes to SR and flags management
target-m68k: Remove incorrect clearing of cc_x
target-m68k: Reorg flags handling
target-m68k: Introduce DisasCompare
target-m68k: Use setcond for scc
target-m68k: Optimize some comparisons
target-m68k: Optimize gen_flush_flags
cpu-exec.c | 6 -
target-m68k/cpu.c | 67 +++-
target-m68k/cpu.h | 72 +++-
target-m68k/helper.c | 319 +++++++--------
target-m68k/helper.h | 5 +-
target-m68k/op_helper.c | 35 +-
target-m68k/qregs.def | 6 +-
target-m68k/translate.c | 1027 ++++++++++++++++++++++++++++-------------------
8 files changed, 880 insertions(+), 657 deletions(-)
--
2.7.4
- [Qemu-devel] [PATCH 00/23] target-m68k: prepare to introduce 680x0 instruction set,
Laurent Vivier <=
- [Qemu-devel] [PATCH 08/23] target-m68k: set PAGE_BITS to 12 for m68k, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 10/23] target-m68k: allow to update flags with operation on words and bytes, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 01/23] target-m68k: fix DEBUG_DISPATCH, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 02/23] target-m68k: Build the opcode table only once to avoid multithreading issues, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 04/23] target-m68k: manage scaled index, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 06/23] target-m68k: set disassembler mode to 680x0 or coldfire, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 03/23] target-m68k: define m680x0 CPUs and features, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 09/23] target-m68k: REG() macro cleanup, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 07/23] target-m68k: define operand sizes, Laurent Vivier, 2016/10/25
- [Qemu-devel] [PATCH 05/23] target-m68k: introduce read_imXX() functions, Laurent Vivier, 2016/10/25