qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] [PATCH v1] s390x/cpumodel: allow to enable "idtes" feat


From: Richard Henderson
Subject: Re: [Qemu-devel] [PATCH v1] s390x/cpumodel: allow to enable "idtes" feature for TCG
Date: Mon, 3 Jul 2017 09:08:08 -0700
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.2.1

On 07/03/2017 04:07 AM, Thomas Huth wrote:
On 30.06.2017 21:22, Richard Henderson wrote:
On 06/29/2017 12:05 AM, Thomas Huth wrote:
However, I'm not sure whether you can simply ignore the clearing-by-ASCE
stuff in this case. For example, according to the PoP:

"When the clearing-by-ASCE-option bit (bit 52 of gen-
   eral register R2 is one), the M4 field is ignored."

And the idte helper function currently always takes the M4 field into
account...

I don't see that quote.

Which version of the Principles of Operation are you using? I just
checked, and that sentence seems to be available in version SA22-7832-10
(but it is not in SA22-7832-09 yet).

I'm using -10.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]