[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 17/17] target/m68k: fix m68k_cpu_dump_state()
From: |
Laurent Vivier |
Subject: |
[Qemu-devel] [PULL 17/17] target/m68k: fix m68k_cpu_dump_state() |
Date: |
Thu, 4 Jan 2018 17:42:51 +0100 |
Display correctly the Trace bits for 680x0
(2 bits instead of 1 for Coldfire).
Signed-off-by: Laurent Vivier <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Message-Id: <address@hidden>
---
target/m68k/cpu.h | 3 ++-
target/m68k/translate.c | 9 ++++++---
2 files changed, 8 insertions(+), 4 deletions(-)
diff --git a/target/m68k/cpu.h b/target/m68k/cpu.h
index 759b30d389..2985b039e1 100644
--- a/target/m68k/cpu.h
+++ b/target/m68k/cpu.h
@@ -219,7 +219,8 @@ typedef enum {
#define SR_I 0x0700
#define SR_M 0x1000
#define SR_S 0x2000
-#define SR_T 0x8000
+#define SR_T_SHIFT 14
+#define SR_T 0xc000
#define M68K_SSP 0
#define M68K_USP 1
diff --git a/target/m68k/translate.c b/target/m68k/translate.c
index 4d5173c4be..4a6d799ee2 100644
--- a/target/m68k/translate.c
+++ b/target/m68k/translate.c
@@ -5936,9 +5936,12 @@ void m68k_cpu_dump_state(CPUState *cs, FILE *f,
fprintf_function cpu_fprintf,
}
cpu_fprintf (f, "PC = %08x ", env->pc);
sr = env->sr | cpu_m68k_get_ccr(env);
- cpu_fprintf(f, "SR = %04x %c%c%c%c%c ", sr, (sr & CCF_X) ? 'X' : '-',
- (sr & CCF_N) ? 'N' : '-', (sr & CCF_Z) ? 'Z' : '-',
- (sr & CCF_V) ? 'V' : '-', (sr & CCF_C) ? 'C' : '-');
+ cpu_fprintf(f, "SR = %04x T:%x I:%x %c%c %c%c%c%c%c\n",
+ sr, (sr & SR_T) >> SR_T_SHIFT, (sr & SR_I) >> SR_I_SHIFT,
+ (sr & SR_S) ? 'S' : 'U', (sr & SR_M) ? '%' : 'I',
+ (sr & CCF_X) ? 'X' : '-', (sr & CCF_N) ? 'N' : '-',
+ (sr & CCF_Z) ? 'Z' : '-', (sr & CCF_V) ? 'V' : '-',
+ (sr & CCF_C) ? 'C' : '-');
cpu_fprintf(f, "FPSR = %08x %c%c%c%c ", env->fpsr,
(env->fpsr & FPSR_CC_A) ? 'A' : '-',
(env->fpsr & FPSR_CC_I) ? 'I' : '-',
--
2.14.3
- [Qemu-devel] [PULL 04/17] target/m68k: use insn_pc to generate instruction fault address, (continued)
- [Qemu-devel] [PULL 04/17] target/m68k: use insn_pc to generate instruction fault address, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 06/17] target/m68k: manage 680x0 stack frames, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 11/17] target/m68k: add reset, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 08/17] target/m68k: add move16, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 13/17] target/m68k: move CCR/SR functions, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 05/17] target/m68k: add CPU_LOG_INT trace, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 14/17] target/m68k: add 680x0 "move to SR" instruction, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 16/17] target/m68k: add the Interrupt Stack Pointer, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 09/17] target/m68k: softmmu cleanup, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 07/17] target/m68k: add chk and chk2, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 17/17] target/m68k: fix m68k_cpu_dump_state(),
Laurent Vivier <=
- [Qemu-devel] [PULL 10/17] target/m68k: add cpush/cinv, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 12/17] target/m68k: implement fsave/frestore, Laurent Vivier, 2018/01/04
- [Qemu-devel] [PULL 15/17] target/m68k: add andi/ori/eori to SR/CCR, Laurent Vivier, 2018/01/04
- Re: [Qemu-devel] [PULL 00/17] M68k for 2.12 patches, Peter Maydell, 2018/01/08
- Re: [Qemu-devel] [PULL 00/17] M68k for 2.12 patches, Programmingkid, 2018/01/04