[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v4 04/26] RISC-V: Use ROM base address and size from
From: |
Michael Clark |
Subject: |
[Qemu-devel] [PATCH v4 04/26] RISC-V: Use ROM base address and size from memmap |
Date: |
Mon, 19 Mar 2018 14:18:27 -0700 |
Another case of replacing hard coded constants, this time
referring to the definition in the virt machine's memmap.
Cc: Sagar Karandikar <address@hidden>
Cc: Bastian Koppelmann <address@hidden>
Signed-off-by: Michael Clark <address@hidden>
Signed-off-by: Palmer Dabbelt <address@hidden>
Reviewed-by: Philippe Mathieu-Daudé <address@hidden>
---
hw/riscv/virt.c | 4 ++--
include/hw/riscv/virt.h | 2 --
2 files changed, 2 insertions(+), 4 deletions(-)
diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
index 0055439..0d101fc 100644
--- a/hw/riscv/virt.c
+++ b/hw/riscv/virt.c
@@ -338,11 +338,11 @@ static void riscv_virt_board_init(MachineState *machine)
};
/* copy in the reset vector */
- copy_le32_to_phys(ROM_BASE, reset_vec, sizeof(reset_vec));
+ copy_le32_to_phys(memmap[VIRT_MROM].base, reset_vec, sizeof(reset_vec));
/* copy in the device tree */
qemu_fdt_dumpdtb(s->fdt, s->fdt_size);
- cpu_physical_memory_write(ROM_BASE + sizeof(reset_vec),
+ cpu_physical_memory_write(memmap[VIRT_MROM].base + sizeof(reset_vec),
s->fdt, s->fdt_size);
/* create PLIC hart topology configuration string */
diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h
index 2fbe808..655e85d 100644
--- a/include/hw/riscv/virt.h
+++ b/include/hw/riscv/virt.h
@@ -23,8 +23,6 @@
#define VIRT(obj) \
OBJECT_CHECK(RISCVVirtState, (obj), TYPE_RISCV_VIRT_BOARD)
-enum { ROM_BASE = 0x1000 };
-
typedef struct {
/*< private >*/
SysBusDevice parent_obj;
--
2.7.0
- [Qemu-devel] [PATCH v4 00/26] RISC-V Post-merge spec conformance and cleanup, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 01/26] RISC-V: Make virt create_fdt interface consistent, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 05/26] RISC-V: Remove identity_translate from load_elf, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 04/26] RISC-V: Use ROM base address and size from memmap,
Michael Clark <=
- [Qemu-devel] [PATCH v4 06/26] RISC-V: Mark ROM read-only after copying in code, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 08/26] RISC-V: Make sure rom has space for fdt, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 02/26] RISC-V: Replace hardcoded constants with enum values, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 03/26] RISC-V: Make virt board description match spike, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 10/26] RISC-V: Hold rcu_read_lock when accessing memory, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 09/26] RISC-V: Include intruction hex in disassembly, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 07/26] RISC-V: Remove unused class definitions, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 12/26] RISC-V: Update E order and I extension order, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 13/26] RISC-V: Make some header guards more specific, Michael Clark, 2018/03/19
- [Qemu-devel] [PATCH v4 16/26] RISC-V: Remove EM_RISCV ELF_MACHINE indirection, Michael Clark, 2018/03/19