[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH v1 08/29] target-microblaze: Remove USE_MMU PVR
From: |
Alistair Francis |
Subject: |
Re: [Qemu-devel] [PATCH v1 08/29] target-microblaze: Remove USE_MMU PVR checks |
Date: |
Thu, 03 May 2018 20:12:48 +0000 |
On Thu, May 3, 2018 at 2:31 AM Edgar E. Iglesias <address@hidden>
wrote:
> From: "Edgar E. Iglesias" <address@hidden>
> We already have a CPU property to control if a core has
> an MMU or not. Remove USE_MMU PVR checks in favor of
> looking at the property.
> Signed-off-by: Edgar E. Iglesias <address@hidden>
Reviewed-by: Alistair Francis <address@hidden>
Alistair
> ---
> target/microblaze/helper.c | 12 +-----------
> 1 file changed, 1 insertion(+), 11 deletions(-)
> diff --git a/target/microblaze/helper.c b/target/microblaze/helper.c
> index 387d4aca5a..a9f4ca93e3 100644
> --- a/target/microblaze/helper.c
> +++ b/target/microblaze/helper.c
> @@ -54,21 +54,11 @@ int mb_cpu_handle_mmu_fault(CPUState *cs, vaddr
address, int size, int rw,
> MicroBlazeCPU *cpu = MICROBLAZE_CPU(cs);
> CPUMBState *env = &cpu->env;
> unsigned int hit;
> - unsigned int mmu_available;
> int r = 1;
> int prot;
> - mmu_available = 0;
> - if (cpu->cfg.use_mmu) {
> - mmu_available = 1;
> - if ((cpu->cfg.pvr == C_PVR_FULL) &&
> - (env->pvr.regs[11] & PVR11_USE_MMU) != PVR11_USE_MMU) {
> - mmu_available = 0;
> - }
> - }
> -
> /* Translate if the MMU is available and enabled. */
> - if (mmu_available && (env->sregs[SR_MSR] & MSR_VM)) {
> + if (cpu->cfg.use_mmu && (env->sregs[SR_MSR] & MSR_VM)) {
> uint32_t vaddr, paddr;
> struct microblaze_mmu_lookup lu;
> --
> 2.14.1
- Re: [Qemu-devel] [PATCH v1 03/29] target-microblaze: compute_ldst_addr: Use bool instead of int, (continued)
- [Qemu-devel] [PATCH v1 04/29] target-microblaze: Fallback to our latest CPU version, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 05/29] target-microblaze: Correct special register array sizes, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 06/29] target-microblaze: Correct the PVR array size, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 09/29] target-microblaze: Conditionalize setting of PVR11_USE_MMU, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 08/29] target-microblaze: Remove USE_MMU PVR checks, Edgar E. Iglesias, 2018/05/03
- Re: [Qemu-devel] [PATCH v1 08/29] target-microblaze: Remove USE_MMU PVR checks,
Alistair Francis <=
- [Qemu-devel] [PATCH v1 10/29] target-microblaze: Bypass MMU with MMU_NOMMU_IDX, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 07/29] target-microblaze: Tighten up TCGv_i32 vs TCGv type usage, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 11/29] target-microblaze: Make compute_ldst_addr always use a temp, Edgar E. Iglesias, 2018/05/03
- [Qemu-devel] [PATCH v1 14/29] target-microblaze: Name special registers we support, Edgar E. Iglesias, 2018/05/03