[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [PATCH 6/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ
From: |
Luc Michel |
Subject: |
Re: [Qemu-devel] [PATCH 6/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ |
Date: |
Wed, 22 Aug 2018 10:26:53 +0200 |
User-agent: |
Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.0 |
On 8/21/18 3:28 PM, Peter Maydell wrote:
> Connect the VIRQ and VFIQ lines from the GIC to the CPU;
> these exist always for both CPU and GIC whether the
> virtualization extensions are enabled or not, so we
> can just unconditionally connect them.
>
> Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Luc Michel <address@hidden>
> ---
> hw/arm/fsl-imx7.c | 4 ++++
> 1 file changed, 4 insertions(+)
>
> diff --git a/hw/arm/fsl-imx7.c b/hw/arm/fsl-imx7.c
> index d5e26855a55..7663ad68610 100644
> --- a/hw/arm/fsl-imx7.c
> +++ b/hw/arm/fsl-imx7.c
> @@ -209,6 +209,10 @@ static void fsl_imx7_realize(DeviceState *dev, Error
> **errp)
> sysbus_connect_irq(sbd, i, irq);
> irq = qdev_get_gpio_in(d, ARM_CPU_FIQ);
> sysbus_connect_irq(sbd, i + smp_cpus, irq);
> + irq = qdev_get_gpio_in(d, ARM_CPU_VIRQ);
> + sysbus_connect_irq(sbd, i + 2 * smp_cpus, irq);
> + irq = qdev_get_gpio_in(d, ARM_CPU_VFIQ);
> + sysbus_connect_irq(sbd, i + 3 * smp_cpus, irq);
> }
>
> /*
>
signature.asc
Description: OpenPGP digital signature
- [Qemu-devel] [PATCH 0/9] arm: Wire up GICv2 virt support on A15/A7 boards, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 9/9] hw/arm/vexpress: Add "virtualization" property controlling presence of EL2, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 8/9] hw/arm/vexpress: Don't set info->secure_boot if CPU doesn't have EL3, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 7/9] hw/cpu/a15mpcore: If CPU has EL2, enable it on the GIC and wire it up, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 6/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ, Peter Maydell, 2018/08/21
- Re: [Qemu-devel] [PATCH 6/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ,
Luc Michel <=
- [Qemu-devel] [PATCH 5/9] hw/arm/fsl-imx6ul: Connect VIRQ and VFIQ, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 3/9] hw/arm/vexpress: Connect VIRQ and VFIQ, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 4/9] hw/arm/highbank: Connect VIRQ and VFIQ, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 2/9] hw/intc/arm_gic: Make per-cpu GICH memory regions 0x200 bytes large, Peter Maydell, 2018/08/21
- [Qemu-devel] [PATCH 1/9] hw/intc/arm_gic: Document QEMU interface, Peter Maydell, 2018/08/21