[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 4/4] xlnx-zynqmp: fix the irq mapping for the display port
From: |
Alistair Francis |
Subject: |
Re: [PATCH v3 4/4] xlnx-zynqmp: fix the irq mapping for the display port and its dma |
Date: |
Thu, 2 Jun 2022 07:15:39 +1000 |
On Thu, Jun 2, 2022 at 3:29 AM <frederic.konrad@xilinx.com> wrote:
>
> From: Frederic Konrad <fkonrad@amd.com>
>
> When the display port has been initially implemented the device driver wasn't
> using interrupts. Now that the display port driver waits for vblank interrupt
> it has been noticed that the irq mapping is wrong. So use the value from the
> linux device tree and the ultrascale+ reference manual.
>
> Signed-off-by: Frederic Konrad <fkonrad@amd.com>
> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> hw/arm/xlnx-zynqmp.c | 4 ++--
> 1 file changed, 2 insertions(+), 2 deletions(-)
>
> diff --git a/hw/arm/xlnx-zynqmp.c b/hw/arm/xlnx-zynqmp.c
> index 375309e68e..383e177a00 100644
> --- a/hw/arm/xlnx-zynqmp.c
> +++ b/hw/arm/xlnx-zynqmp.c
> @@ -60,10 +60,10 @@
> #define SERDES_SIZE 0x20000
>
> #define DP_ADDR 0xfd4a0000
> -#define DP_IRQ 113
> +#define DP_IRQ 0x77
>
> #define DPDMA_ADDR 0xfd4c0000
> -#define DPDMA_IRQ 116
> +#define DPDMA_IRQ 0x7a
>
> #define APU_ADDR 0xfd5c0000
> #define APU_IRQ 153
> --
> 2.25.1
>
>
- [PATCH v3 0/4] xlnx-zcu102: fix the display port., frederic.konrad, 2022/06/01
- [PATCH v3 2/4] xlnx_dp: Introduce a vblank signal, frederic.konrad, 2022/06/01
- [PATCH v3 1/4] xlnx_dp: fix the wrong register size, frederic.konrad, 2022/06/01
- [PATCH v3 3/4] xlnx_dp: Fix the interrupt disable logic, frederic.konrad, 2022/06/01
- [PATCH v3 4/4] xlnx-zynqmp: fix the irq mapping for the display port and its dma, frederic.konrad, 2022/06/01
- Re: [PATCH v3 4/4] xlnx-zynqmp: fix the irq mapping for the display port and its dma,
Alistair Francis <=
- Re: [PATCH v3 0/4] xlnx-zcu102: fix the display port., Peter Maydell, 2022/06/06