[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH rc5 04/32] target/avr: CPU class: Add memory menagement support
From: |
Aleksandar Markovic |
Subject: |
[PATCH rc5 04/32] target/avr: CPU class: Add memory menagement support |
Date: |
Fri, 7 Feb 2020 02:57:32 +0100 |
From: Michael Rolnik <address@hidden>
This patch introduces three memory-management-related functions
that will become part of AVR CPU class object.
[AM: Split a larger AVR introduction patch into logical units]
Suggested-by: Aleksandar Markovic <address@hidden>
Co-developed-by: Michael Rolnik <address@hidden>
Co-developed-by: Sarah Harris <address@hidden>
Signed-off-by: Michael Rolnik <address@hidden>
Signed-off-by: Sarah Harris <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Signed-off-by: Aleksandar Markovic <address@hidden>
Acked-by: Igor Mammedov <address@hidden>
Tested-by: Philippe Mathieu-Daudé <address@hidden>
---
target/avr/cpu.c | 3 +++
target/avr/helper.c | 50 ++++++++++++++++++++++++++++++++++++++++++++++++++
2 files changed, 53 insertions(+)
diff --git a/target/avr/cpu.c b/target/avr/cpu.c
index 10cb83c..08a538c 100644
--- a/target/avr/cpu.c
+++ b/target/avr/cpu.c
@@ -203,6 +203,9 @@ static void avr_cpu_class_init(ObjectClass *oc, void *data)
cc->cpu_exec_interrupt = avr_cpu_exec_interrupt;
cc->dump_state = avr_cpu_dump_state;
cc->set_pc = avr_cpu_set_pc;
+ cc->memory_rw_debug = avr_cpu_memory_rw_debug;
+ cc->get_phys_page_debug = avr_cpu_get_phys_page_debug;
+ cc->tlb_fill = avr_cpu_tlb_fill;
cc->disas_set_info = avr_cpu_disas_set_info;
cc->tcg_initialize = avr_cpu_tcg_init;
cc->synchronize_from_tb = avr_cpu_synchronize_from_tb;
diff --git a/target/avr/helper.c b/target/avr/helper.c
index 731a9ee..354def2 100644
--- a/target/avr/helper.c
+++ b/target/avr/helper.c
@@ -87,3 +87,53 @@ void avr_cpu_do_interrupt(CPUState *cs)
cs->exception_index = -1;
}
+
+int avr_cpu_memory_rw_debug(CPUState *cs, vaddr addr, uint8_t *buf,
+ int len, bool is_write)
+{
+ return cpu_memory_rw_debug(cs, addr, buf, len, is_write);
+}
+
+hwaddr avr_cpu_get_phys_page_debug(CPUState *cs, vaddr addr)
+{
+ return addr; /* I assume 1:1 address correspondance */
+}
+
+bool avr_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
+ MMUAccessType access_type, int mmu_idx,
+ bool probe, uintptr_t retaddr)
+{
+ int prot = 0;
+ MemTxAttrs attrs = {};
+ uint32_t paddr;
+
+ address &= TARGET_PAGE_MASK;
+
+ if (mmu_idx == MMU_CODE_IDX) {
+ /* access to code in flash */
+ paddr = OFFSET_CODE + address;
+ prot = PAGE_READ | PAGE_EXEC;
+ if (paddr + TARGET_PAGE_SIZE > OFFSET_DATA) {
+ error_report("execution left flash memory");
+ exit(1);
+ }
+ } else if (address < NUMBER_OF_CPU_REGISTERS + NUMBER_OF_IO_REGISTERS) {
+ /*
+ * access to CPU registers, exit and rebuilt this TB to use full access
+ * incase it touches specially handled registers like SREG or SP
+ */
+ AVRCPU *cpu = AVR_CPU(cs);
+ CPUAVRState *env = &cpu->env;
+ env->fullacc = 1;
+ cpu_loop_exit_restore(cs, retaddr);
+ } else {
+ /* access to memory. nothing special */
+ paddr = OFFSET_DATA + address;
+ prot = PAGE_READ | PAGE_WRITE;
+ }
+
+ tlb_set_page_with_attrs(
+ cs, address, paddr, attrs, prot, mmu_idx, TARGET_PAGE_SIZE);
+
+ return true;
+}
--
2.7.4
- [PATCH rc5 00/32] target/avr merger, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 07/32] target/avr: Introduce enumeration AVRFeature, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 05/32] target/avr: CPU class: Add migration support, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 01/32] target/avr: Add basic parameters of the new platform, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 04/32] target/avr: CPU class: Add memory menagement support,
Aleksandar Markovic <=
- [PATCH rc5 03/32] target/avr: CPU class: Add interrupt handling support, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 06/32] target/avr: CPU class: Add GDB support, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 15/32] target/avr: Add instruction translation - MCU Control Instructions, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 02/32] target/avr: Introduce basic CPU class object, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 16/32] target/avr: Add instruction translation - CPU main translation function, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 14/32] target/avr: Add instruction translation - Bit and Bit-test Instructions, Aleksandar Markovic, 2020/02/06
- [PATCH rc5 08/32] target/avr: Add defintions of AVR core types, Aleksandar Markovic, 2020/02/06